OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_4/] [or1200/] [syn/] [scr/] [cons_fake_rams.inc] - Rev 1765

Compare with Previous | Blame | View Log

/* We "model" fake ram black boxes by setting input/output delays */

current_design art_hssp_128x34
create_clock clk -period CLK_PERIOD
set_output_delay 1.12 -clock clk q
set_input_delay 0.3 -clock clk cen
set_input_delay 0.35 -clock clk wen
set_input_delay 0.1 -clock clk oen
set_input_delay 0.2 -clock clk a
set_input_delay 0.16 -clock clk d

current_design art_hssp_512x19
create_clock clk -period CLK_PERIOD
set_output_delay 1.12 -clock clk q
set_input_delay 0.3 -clock clk cen
set_input_delay 0.32 -clock clk wen
set_input_delay 0.1 -clock clk oen
set_input_delay 0.3 -clock clk a
set_input_delay 0.17 -clock clk d

current_design art_hssp_2048x8
create_clock clk -period CLK_PERIOD
set_output_delay 1.12 -clock clk q
set_input_delay 0.35 -clock clk cen
set_input_delay 0.37 -clock clk wen
set_input_delay 0.1 -clock clk oen
set_input_delay 0.35 -clock clk a
set_input_delay 0.2 -clock clk d

current_design art_hdsp_2048x32
create_clock clk -period CLK_PERIOD
set_output_delay 1.22 -clock clk q
set_input_delay 0.35 -clock clk cen
set_input_delay 0.41 -clock clk wen
set_input_delay 0.1 -clock clk oen
set_input_delay 0.34 -clock clk a
set_input_delay 0.2 -clock clk d

current_design TOPLEVEL

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.