URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [tags/] [stable/] [mp3/] [lib/] [xilinx/] [unisims/] [IOBUF_HSTL_II_DCI.v] - Rev 266
Go to most recent revision | Compare with Previous | Blame | View Log
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/IOBUF_HSTL_II_DCI.v,v 1.1.1.1 2001-11-04 18:59:48 lampret Exp $ /* FUNCTION : INPUT TRI-STATE OUTPUT BUFFER */ `timescale 100 ps / 10 ps `celldefine module IOBUF_HSTL_II_DCI (O, IO, I, T); output O; inout IO; input I, T; tri0 GTS = glbl.GTS; or O1 (ts, GTS, T); bufif0 T1 (IO, I, ts); buf B1 (O, IO); specify (IO *> O) = (1, 1); (I *> IO) = (1, 1); (T *> IO) = (1, 1); endspecify endmodule `endcelldefine
Go to most recent revision | Compare with Previous | Blame | View Log