URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [tags/] [stable/] [mp3/] [lib/] [xilinx/] [unisims/] [NAND5B3.v] - Rev 392
Go to most recent revision | Compare with Previous | Blame | View Log
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/NAND5B3.v,v 1.1.1.1 2001-11-04 18:59:49 lampret Exp $ /* FUNCTION : 5-INPUT NAND GATE */ `timescale 100 ps / 10 ps `celldefine module NAND5B3 (O, I0, I1, I2, I3, I4); parameter cds_action = "ignore"; output O; input I0, I1, I2, I3, I4; not N2 (i2_inv, I2); not N1 (i1_inv, I1); not N0 (i0_inv, I0); nand A1 (O, i0_inv, i1_inv, i2_inv, I3, I4); specify (I0 *> O) = (1, 1); (I1 *> O) = (1, 1); (I2 *> O) = (1, 1); (I3 *> O) = (1, 1); (I4 *> O) = (1, 1); endspecify endmodule `endcelldefine
Go to most recent revision | Compare with Previous | Blame | View Log