OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] [cache.cfg] - Rev 1765

Compare with Previous | Blame | View Log

section memory
  /*random_seed = 12345
  type = random*/
  pattern = 0x00
  type = unknown /* Fastest */

  nmemories = 1
  device 0
    name = "RAM"
    ce = 0
    baseaddr = 0x00000000
    size = 0x00200000
    delayr = 1
    delayw = 2
  enddevice
end

section sim
  /* verbose = 1 */
  debug = 0
  history = 1
  exe_log = 0
  exe_log_fn = "executed.log"
  clkcycle = 4ns
end

section immu
  enabled = 0
  nsets = 32
  nways = 1
  pagesize = 8192
end

section dmmu
  enabled = 0
  nsets = 32
  nways = 1
  pagesize = 8192
end

section ic
  enabled = 1
  nsets = 256
  nways = 1
  blocksize = 16
  ustates = 2
end

section dc
  enabled = 1
  nsets = 256
  nways = 1
  blocksize = 16
  ustates = 2
end

section cpu
  ver = 0x1200
  rev = 0x0001
  /* upr = */
  superscalar = 0
  hazards = 0
  dependstats = 0
end

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.