OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] [eth.cfg] - Rev 1765

Compare with Previous | Blame | View Log

include "default.cfg"

section sim
  verbose = 0
  debug = 4
end

section dma
  ndmas = 1
  
  device 0
    baseaddr = 0x90000000
    irq = 4
  enddevice
end

section ethernet
  nethernets = 1
  
  device 0
    baseaddr = 0x88000000
    dma = 0
    irq = 15
    rtx_type = 0
    tx_channel = 0
    rx_channel = 1
    rxfile = "eth0.tx"
    txfile = "eth0.tx"
    sockif = "eth0"
  enddevice
end

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.