URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [gdb-5.0/] [sim/] [mips/] [configure.in] - Rev 1765
Compare with Previous | Blame | View Log
dnl Process this file with autoconf to produce a configure script.sinclude(../common/aclocal.m4)AC_PREREQ(2.5)dnlAC_INIT(Makefile.in)SIM_AC_COMMONdnl Options available in this moduleSIM_AC_OPTION_INLINE()SIM_AC_OPTION_ALIGNMENT(NONSTRICT_ALIGNMENT)SIM_AC_OPTION_HOSTENDIANSIM_AC_OPTION_WARNINGS# DEPRECATED## Instead of defining a `subtarget' macro, code should be checking# the value of {STATE,CPU}_ARCHITECTURE to identify the architecture# in question.#case "${target}" inmips*tx39*) SIM_SUBTARGET="-DSUBTARGET_R3900=1";;*) SIM_SUBTARGET="";;esacAC_SUBST(SIM_SUBTARGET)## Select the byte order of the target#mips_endian=default_endian=case "${target}" inmips64el*-*-*) mips_endian=LITTLE_ENDIAN ;;mips64vr*el-*-*) default_endian=LITTLE_ENDIAN ;;mips64*-*-*) default_endian=BIG_ENDIAN ;;mips16*-*-*) default_endian=BIG_ENDIAN ;;mips*-*-*) default_endian=BIG_ENDIAN ;;*) default_endian=BIG_ENDIAN ;;esacSIM_AC_OPTION_ENDIAN($mips_endian,$default_endian)## Select the bitsize of the target#mips_addr_bitsize=case "${target}" inmips64*-*-*) mips_bitsize=64 ; mips_msb=63 ;;mips16*-*-*) mips_bitsize=64 ; mips_msb=63 ;;mips*-*-*) mips_bitsize=32 ; mips_msb=31 ;;*) mips_bitsize=64 ; mips_msb=63 ;;esacSIM_AC_OPTION_BITSIZE($mips_bitsize,$mips_msb,$mips_addr_bitsize)## Select the floating hardware support of the target#mips_fpu=HARDWARE_FLOATING_POINTmips_fpu_bitsize=case "${target}" inmips*tx39*) mips_fpu=HARD_FLOATING_POINTmips_fpu_bitsize=32;;mips64*-*-*) mips_fpu=HARD_FLOATING_POINT ;;mips16*-*-*) mips_fpu=HARD_FLOATING_POINT ;;mips*-*-*) mips_fpu=HARD_FLOATING_POINT ; mips_fpu_bitsize=32 ;;*) mips_fpu=HARD_FLOATING_POINT ;;esacSIM_AC_OPTION_FLOAT($mips_fpu,$mips_fpu_bitsize)## Select the level of SMP support#case "${target}" in*) mips_smp=0 ;;esacSIM_AC_OPTION_SMP($mips_smp)## Select the IGEN architecture#sim_gen=IGENsim_igen_machine="-M mipsIV"sim_m16_machine="-M mips16"sim_igen_filter="32,64,f"sim_m16_filter="16"case "${target}" inmips*tx39*) sim_gen=IGENsim_igen_filter="32,f"sim_igen_machine="-M r3900";;mips64vr43*-*-*) sim_gen=IGENsim_igen_machine="-M mipsIV";;mips64vr5*-*-*) sim_gen=IGENsim_igen_machine="-M vr5000";;mips64vr41*) sim_gen=M16sim_igen_machine="-M vr4100"sim_m16_machine="-M vr4100"sim_igen_filter="32,64,f"sim_m16_filter="16";;mips64*-*-*) sim_igen_filter="32,64,f"sim_gen=IGEN;;mips16*-*-*) sim_gen=M16sim_igen_filter="32,64,f"sim_m16_filter="16";;mips*lsi*) sim_gen=M16sim_igen_machine="-M mipsIII,mips16"sim_m16_machine="-M mips16,mipsIII"sim_igen_filter="32,f"sim_m16_filter="16";;mips*-*-*) sim_gen=IGENsim_igen_filter="32,f";;esacsim_igen_flags="-F ${sim_igen_filter} ${sim_igen_machine} ${sim_igen_smp}"sim_m16_flags=" -F ${sim_m16_filter} ${sim_m16_machine} ${sim_igen_smp}"AC_SUBST(sim_igen_flags)AC_SUBST(sim_m16_flags)AC_SUBST(sim_gen)## Add simulated hardware devices#hw_enabled=nocase "${target}" inmips*tx39*)hw_enabled=yeshw_extra_devices="tx3904cpu tx3904irc tx3904tmr tx3904sio"mips_extra_objs="dv-sockser.o"SIM_SUBTARGET="$SIM_SUBTARGET -DTARGET_TX3904=1";;*)mips_extra_objs="";;esacSIM_AC_OPTION_HARDWARE($hw_enabled,$hw_devices,$hw_extra_devices)AC_SUBST(mips_extra_objs)# Choose simulator enginecase "${target}" in*) mips_igen_engine="engine.o";;esacAC_SUBST(mips_igen_engine)AC_PATH_Xmips_extra_libs=""AC_SUBST(mips_extra_libs)AC_CHECK_HEADERS(string.h strings.h stdlib.h stdlib.h)AC_CHECK_LIB(m, fabs)AC_CHECK_FUNCS(aint anint sqrt)SIM_AC_OUTPUT
