OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [insight/] [sim/] [tic80/] [alu.h] - Rev 1765

Compare with Previous | Blame | View Log

/* Texas Instruments TMS320C80 (MVP) Simulator.
   Copyright (C) 1997 Free Software Foundation, Inc.
   Contributed by Cygnus Support.
 
This file is part of GDB, the GNU debugger.
 
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.
 
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
 
 
 
#ifndef _TIC80_ALU_H_
#define _TIC80_ALU_H_
 
#define ALU_CARRY 0 /* FIXME */
 
#define ALU32_END(TARG) \
{ \
  (TARG) = ALU32_RESULT; /* FIXME */ \
}
 
#define ALU_END(TARG) ALU32_END(TARG)
 
#include "sim-alu.h"
 
 
 
/* Bring data in from the cold */
 
#define IMEM32(CIA) \
(sim_core_read_aligned_4(STATE_CPU (sd, 0), CIA, exec_map, (CIA).ip))
 
#define IMEM32_IMMED(CIA, N) \
(sim_core_read_aligned_4 (STATE_CPU (sd, 0), CIA, exec_map, (CIA).ip + 4 * (N)))
 
#define MEM(SIGN, EA, NR_BYTES) \
((SIGN##_##NR_BYTES) sim_core_read_unaligned_##NR_BYTES (STATE_CPU (sd, 0), cia, \
                                                         read_map, \
                                                         (EA)))
 
#define STORE(EA, NR_BYTES, VAL) \
do { \
  sim_core_write_unaligned_##NR_BYTES (STATE_CPU (sd, 0), cia, \
                                       write_map, \
                                       (EA), (VAL)); \
} while (0)
 
 
#define long_immediate(VARIABLE) \
     unsigned_word VARIABLE = MEM (unsigned, nia.ip, 4); \
     cia.dp += sizeof (instruction_word); \
     nia.ip += sizeof (instruction_word); \
     nia.dp += sizeof (instruction_word);
 
 
 
/* Floating point support */
 
#define IS_FP_AVAILABLE ((CPU)->cr[IE_CR] & IE_CR_IE)
 
#include "sim-fpu.h"
 
 
#endif
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.