OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [jtag/] [Makefile] - Rev 1246

Go to most recent revision | Compare with Previous | Blame | View Log

CFLAGS = -g -O2
#CFLAGS = -g -O2 -DDEBUG2 #-DDEBUG

all: jp1-xess jp1-xilinx jp1-rtl_sim jp2-xess jp2-xilinx jp2-rtl_sim

jp1-rtl_sim: dummy
        rm -f jp1-rtl_sim
        gcc jp1.c $(CFLAGS) -o jp1-rtl_sim -DRTL_SIM

jp1-xilinx: dummy
        rm -f jp1-xilinx
        gcc jp1.c $(CFLAGS) -o jp1-xilinx -DXILINX_PARALLEL_CABLE_III

jp1-xess: dummy
        rm -f jp1-xess
        gcc jp1.c $(CFLAGS) -o jp1-xess -DXESS_PARALLEL_CABLE

jp2-rtl_sim: dummy
        rm -f jp2-rtl_sim
        gcc jp2.c gdb.c $(CFLAGS) -o jp2-rtl_sim -DRTL_SIM

jp2-xilinx: dummy
        rm -f jp2-xilinx
        gcc jp2.c gdb.c $(CFLAGS) -o jp2-xilinx -DXILINX_PARALLEL_CABLE_III

jp2-xess: dummy
        rm -f jp2-xess
        gcc jp2.c gdb.c $(CFLAGS) -o jp2-xess -DXESS_PARALLEL_CABLE

clean: dummy
        rm -f jp1-xess jp1-xilinx jp1-rtl_sim jp2-xess jp2-xilinx jp2-rtl_sim *.o *~

dummy:

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.