OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [arch/] [mips/] [pmc-sierra/] [yosemite/] [setup.h] - Rev 1765

Compare with Previous | Blame | View Log

/*
 * Copyright 2003 PMC-Sierra
 * Author: Manish Lachwani (lachwani@pmc-sierra.com)
 *
 * Board specific definititions for the PMC-Sierra Yosemite
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */
 
#ifndef __SETUP_H__
#define __SETUP_H__
 
/* Real Time Clock base */
#define	YOSEMITE_RTC_BASE
#define CONV_BCD_TO_BIN(val)    (((val) & 0xf) + (((val) >> 4) * 10))
#define CONV_BIN_TO_BCD(val)    (((val) % 10) + (((val) / 10) << 4))
 
/* NVRAM Base */
#define	YOSEMITE_NVRAM_BASE_ADDR	0xbb000678	/* XXX Need change */
#define	YOSEMITE_RTC_BASE		0xbb000679	/* XXX Need change */
 
/*
 * Hypertransport Specific 
 */
#define HYPERTRANSPORT_CONFIG_REG       0xbb000604
#define HYPERTRANSPORT_BAR0_REG         0xbb000610
#define HYPERTRANSPORT_SIZE0_REG        0xbb000688
#define HYPERTRANSPORT_BAR0_ATTR_REG    0xbb000680
 
#define HYPERTRANSPORT_BAR0_ADDR        0x00000006
#define HYPERTRANSPORT_SIZE0            0x0fffffff
#define HYPERTRANSPORT_BAR0_ATTR        0x00002000
 
#define HYPERTRANSPORT_ENABLE           0x6
 
/*
 * EEPROM Size 
 */
#define	TITAN_ATMEL_24C32_SIZE		32768
#define	TITAN_ATMEL_24C64_SIZE		65536
 
 
#endif /* __SETUP_H__ */
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.