URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-arc/] [irq.h] - Rev 1276
Go to most recent revision | Compare with Previous | Blame | View Log
/* * linux/include/asm-arm/arch-arc/irq.h * * Copyright (C) 1996 Russell King * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * Changelog: * 24-09-1996 RMK Created * 10-10-1996 RMK Brought up to date with arch-sa110eval * 22-10-1996 RMK Changed interrupt numbers & uses new inb/outb macros * 11-01-1998 RMK Added mask_and_ack_irq * 22-08-1998 RMK Restructured IRQ routines */ #include <linux/config.h> #include <asm/hardware/ioc.h> #include <asm/io.h> #ifdef CONFIG_ARCH_ARC #define a_clf() clf() #define a_stf() stf() #else #define a_clf() do { } while (0) #define a_stf() do { } while (0) #endif #define fixup_irq(x) (x) static void arc_mask_irq_ack_a(unsigned int irq) { unsigned int val, mask; mask = 1 << irq; a_clf(); val = ioc_readb(IOC_IRQMASKA); ioc_writeb(val & ~mask, IOC_IRQMASKA); ioc_writeb(mask, IOC_IRQCLRA); a_stf(); } static void arc_mask_irq_a(unsigned int irq) { unsigned int val, mask; mask = 1 << irq; a_clf(); val = ioc_readb(IOC_IRQMASKA); ioc_writeb(val & ~mask, IOC_IRQMASKA); a_stf(); } static void arc_unmask_irq_a(unsigned int irq) { unsigned int val, mask; mask = 1 << irq; a_clf(); val = ioc_readb(IOC_IRQMASKA); ioc_writeb(val | mask, IOC_IRQMASKA); a_stf(); } static void arc_mask_irq_b(unsigned int irq) { unsigned int val, mask; mask = 1 << (irq & 7); val = ioc_readb(IOC_IRQMASKB); ioc_writeb(val & ~mask, IOC_IRQMASKB); } static void arc_unmask_irq_b(unsigned int irq) { unsigned int val, mask; mask = 1 << (irq & 7); val = ioc_readb(IOC_IRQMASKB); ioc_writeb(val | mask, IOC_IRQMASKB); } static void arc_mask_irq_fiq(unsigned int irq) { unsigned int val, mask; mask = 1 << (irq & 7); val = ioc_readb(IOC_FIQMASK); ioc_writeb(val & ~mask, IOC_FIQMASK); } static void arc_unmask_irq_fiq(unsigned int irq) { unsigned int val, mask; mask = 1 << (irq & 7); val = ioc_readb(IOC_FIQMASK); ioc_writeb(val | mask, IOC_FIQMASK); } static __inline__ void irq_init_irq(void) { int irq; ioc_writeb(0, IOC_IRQMASKA); ioc_writeb(0, IOC_IRQMASKB); ioc_writeb(0, IOC_FIQMASK); for (irq = 0; irq < NR_IRQS; irq++) { switch (irq) { case 0 ... 6: irq_desc[irq].probe_ok = 1; irq_desc[irq].valid = 1; irq_desc[irq].mask_ack = arc_mask_irq_ack_a; irq_desc[irq].mask = arc_mask_irq_a; irq_desc[irq].unmask = arc_unmask_irq_a; break; case 7: irq_desc[irq].noautoenable = 1; irq_desc[irq].valid = 1; irq_desc[irq].mask_ack = arc_mask_irq_ack_a; irq_desc[irq].mask = arc_mask_irq_a; irq_desc[irq].unmask = arc_unmask_irq_a; break; case 9 ... 15: irq_desc[irq].probe_ok = 1; case 8: irq_desc[irq].valid = 1; irq_desc[irq].mask_ack = arc_mask_irq_b; irq_desc[irq].mask = arc_mask_irq_b; irq_desc[irq].unmask = arc_unmask_irq_b; break; case 64 ... 72: irq_desc[irq].valid = 1; irq_desc[irq].mask_ack = arc_mask_irq_fiq; irq_desc[irq].mask = arc_mask_irq_fiq; irq_desc[irq].unmask = arc_unmask_irq_fiq; break; } } irq_desc[IRQ_KEYBOARDTX].noautoenable = 1; init_FIQ(); }
Go to most recent revision | Compare with Previous | Blame | View Log