URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-omaha/] [system.h] - Rev 1765
Compare with Previous | Blame | View Log
/* * linux/include/asm-arm/arch-omaha/system.h * * Copyright (C) 1999-2002 ARM Limited * Copyright (C) 2000 Deep Blue Solutions Ltd * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA */ #ifndef __ASM_ARCH_SYSTEM_H #define __ASM_ARCH_SYSTEM_H #include <asm/io.h> #include <asm/arch/hardware.h> static void arch_idle(void) { /* * This should do all the clock switching * and wait for interrupt tricks */ cpu_do_idle(0); } static inline void arch_reset(char mode) { volatile unsigned int wtcon = IO_ADDRESS(PLAT_PERIPHERAL_BASE+OMAHA_WTCON); volatile unsigned int wtdat = IO_ADDRESS(PLAT_PERIPHERAL_BASE+OMAHA_WTDAT); volatile unsigned int wtcnt = IO_ADDRESS(PLAT_PERIPHERAL_BASE+OMAHA_WTCNT); // Let the watchdog bite. It will timeout and reset the CPU! // Minimum count until the end __raw_writel(1,wtdat); __raw_writel(1,wtcnt); // Enable wathdog in reset mode __raw_writel(0x21,wtcon); while(1); } #endif