OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-cris/] [cache.h] - Rev 1773

Go to most recent revision | Compare with Previous | Blame | View Log

#ifndef _ASM_CACHE_H
#define _ASM_CACHE_H
 
/* Etrax 100LX have 32-byte cache-lines. When we add support for future chips
 * here should be a check for CPU type.
 */
 
#define L1_CACHE_BYTES 32
 
#endif /* _ASM_CACHE_H */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.