URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-parisc/] [smp.h] - Rev 1774
Go to most recent revision | Compare with Previous | Blame | View Log
#ifndef __ASM_SMP_H #define __ASM_SMP_H #include <linux/config.h> #if defined(CONFIG_SMP) /* Page Zero Location PDC will look for the address to branch to when we poke ** slave CPUs still in "Icache loop". */ #define PDC_OS_BOOT_RENDEZVOUS 0x10 #define PDC_OS_BOOT_RENDEZVOUS_HI 0x28 #ifndef ASSEMBLY #include <linux/threads.h> /* for NR_CPUS */ typedef unsigned long address_t; extern volatile unsigned long cpu_online_map; /* * Private routines/data * * physical and logical are equivalent until we support CPU hotplug. */ #define cpu_number_map(cpu) (cpu) #define cpu_logical_map(cpu) (cpu) extern void smp_send_reschedule(int cpu); #endif /* !ASSEMBLY */ /* * This magic constant controls our willingness to transfer * a process across CPUs. Such a transfer incurs cache and tlb * misses. The current value is inherited from i386. Still needs * to be tuned for parisc. */ #define PROC_CHANGE_PENALTY 15 /* Schedule penalty */ #undef ENTRY_SYS_CPUS #ifdef ENTRY_SYS_CPUS #define STATE_RENDEZVOUS 0 #define STATE_STOPPED 1 #define STATE_RUNNING 2 #define STATE_HALTED 3 #endif #define smp_processor_id() (current->processor) #endif /* CONFIG_SMP */ #define NO_PROC_ID 0xFF /* No processor magic marker */ #define ANY_PROC_ID 0xFF /* Any processor magic marker */ #endif /* __ASM_SMP_H */
Go to most recent revision | Compare with Previous | Blame | View Log