Subversion Repositories or1k

/*
 *  include/asm-ppc64/cputable.h
 *
 *  Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
 *
 *  Modifications for ppc64:
 *      Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
 * 
 *  This program is free software; you can redistribute it and/or
 *  modify it under the terms of the GNU General Public License
 *  as published by the Free Software Foundation; either version
 *  2 of the License, or (at your option) any later version.
 */
 
#ifndef __ASM_PPC_CPUTABLE_H
#define __ASM_PPC_CPUTABLE_H
 
/* Exposed to userland CPU features - Must match ppc32 definitions */
#define PPC_FEATURE_32			0x80000000
#define PPC_FEATURE_64			0x40000000
#define PPC_FEATURE_601_INSTR		0x20000000
#define PPC_FEATURE_HAS_ALTIVEC		0x10000000
#define PPC_FEATURE_HAS_FPU		0x08000000
#define PPC_FEATURE_HAS_MMU		0x04000000
#define PPC_FEATURE_HAS_4xxMAC		0x02000000
#define PPC_FEATURE_UNIFIED_CACHE	0x01000000
 
#ifdef __KERNEL__
 
#ifndef __ASSEMBLY__
 
/* This structure can grow, it's real size is used by head.S code
 * via the mkdefs mechanism.
 */
struct cpu_spec;
 
typedef	void (*cpu_setup_t)(unsigned long offset, struct cpu_spec* spec);
 
struct cpu_spec {
	/* CPU is matched via (PVR & pvr_mask) == pvr_value */
	unsigned int	pvr_mask;
	unsigned int	pvr_value;
 
	char		*cpu_name;
	unsigned long	cpu_features;		/* Kernel features */
	unsigned int	cpu_user_features;	/* Userland features */
 
	/* cache line sizes */
	unsigned int	icache_bsize;
	unsigned int	dcache_bsize;
 
	/* this is called to initialize various CPU bits like L1 cache,
	 * BHT, SPD, etc... from head.S before branching to identify_machine
	 */
	cpu_setup_t	cpu_setup;
 
	/* This is used to identify firmware features which are available
	 * to the kernel.
	 */
	unsigned long   firmware_features;
};
 
extern struct cpu_spec		cpu_specs[];
extern struct cpu_spec		*cur_cpu_spec;
 
 
/* firmware feature bitmask values */
#define FIRMWARE_MAX_FEATURES 63
 
#define FW_FEATURE_PFT		(1UL<<0)
#define FW_FEATURE_TCE		(1UL<<1)	
#define FW_FEATURE_SPRG0	(1UL<<2)	
#define FW_FEATURE_DABR		(1UL<<3)	
#define FW_FEATURE_COPY		(1UL<<4)	
#define FW_FEATURE_ASR		(1UL<<5)	
#define FW_FEATURE_DEBUG	(1UL<<6)	
#define FW_FEATURE_TERM		(1UL<<7)
#define FW_FEATURE_PERF		(1UL<<8)
#define FW_FEATURE_DUMP		(1UL<<9)
#define FW_FEATURE_INTERRUPT	(1UL<<10)
#define FW_FEATURE_MIGRATE	(1UL<<11)
#define FW_FEATURE_PERFMON	(1UL<<12)
#define FW_FEATURE_CRQ   	(1UL<<13)
#define FW_FEATURE_VIO   	(1UL<<14)
#define FW_FEATURE_RDMA   	(1UL<<15)
#define FW_FEATURE_LLAN   	(1UL<<16)
#define FW_FEATURE_BULK   	(1UL<<17)
#define FW_FEATURE_XDABR   	(1UL<<18)
#define FW_FEATURE_MULTITCE   	(1UL<<19)
#define FW_FEATURE_SPLPAR   	(1UL<<20)
 
typedef struct {
    unsigned long val;
    char * name;
} firmware_feature_t;
 
extern firmware_feature_t firmware_features_table[];
 
#endif /* __ASSEMBLY__ */
 
/* CPU kernel features */
 
/* Retain the 32b definitions for the time being - use bottom half of word */
#define CPU_FTR_SPLIT_ID_CACHE		0x0000000000000001
#define CPU_FTR_L2CR			0x0000000000000002
#define CPU_FTR_SPEC7450		0x0000000000000004
#define CPU_FTR_ALTIVEC			0x0000000000000008
#define CPU_FTR_TAU			0x0000000000000010
#define CPU_FTR_CAN_DOZE		0x0000000000000020
#define CPU_FTR_USE_TB			0x0000000000000040
#define CPU_FTR_604_PERF_MON		0x0000000000000080
#define CPU_FTR_601			0x0000000000000100
#define CPU_FTR_HPTE_TABLE		0x0000000000000200
#define CPU_FTR_CAN_NAP			0x0000000000000400
#define CPU_FTR_L3CR			0x0000000000000800
#define CPU_FTR_L3_DISABLE_NAP		0x0000000000001000
#define CPU_FTR_NAP_DISABLE_L2_PR	0x0000000000002000
#define CPU_FTR_DUAL_PLL_750FX		0x0000000000004000
 
/* Add the 64b processor unique features in the top half of the word */
#define CPU_FTR_SLB           		0x0000000100000000
#define CPU_FTR_16M_PAGE      		0x0000000200000000
#define CPU_FTR_TLBIEL         		0x0000000400000000
#define CPU_FTR_NOEXECUTE     		0x0000000800000000
#define CPU_FTR_NODSISRALIGN  		0x0000001000000000
#define CPU_FTR_DABR  			0x0000002000000000
#define CPU_FTR_IABR  			0x0000004000000000
 
/* Platform firmware features */
#define FW_FTR_                         0x0000000000000001
 
#ifndef __ASSEMBLY__
#define COMMON_USER_PPC64	(PPC_FEATURE_32 | PPC_FEATURE_64 | \
			         PPC_FEATURE_HAS_FPU | PPC_FEATURE_HAS_MMU)
 
#define CPU_FTR_PPCAS_ARCH_V2   (CPU_FTR_SLB | CPU_FTR_16M_PAGE | \
                                 CPU_FTR_TLBIEL | CPU_FTR_NOEXECUTE | \
                                 CPU_FTR_NODSISRALIGN)
 
#define COMMON_PPC64_FW	(0)
#endif
 
#ifdef __ASSEMBLY__
 
#define BEGIN_FTR_SECTION		98:
 
#define END_FTR_SECTION(msk, val)		\
99:						\
	.section __ftr_fixup,"a";		\
	.align 3;				\
	.llong msk;			        \
	.llong val;			        \
	.llong 98b;			        \
	.llong 99b;	 		        \
	.previous
 
#else
 
#define BEGIN_FTR_SECTION		"98:\n"
#define END_FTR_SECTION(msk, val)		\
"99:\n"						\
"	.section __ftr_fixup,\"a\";\n"		\
"	.align 3;\n"				\
"	.llong "#msk";\n"			\
"	.llong "#val";\n"			\
"	.llong 98b;\n"			        \
"	.llong 99b;\n"	 		        \
"	.previous\n"
 
#endif /* __ASSEMBLY__ */
 
 
#define END_FTR_SECTION_IFSET(msk)	END_FTR_SECTION((msk), (msk))
#define END_FTR_SECTION_IFCLR(msk)	END_FTR_SECTION((msk), 0)
 
#endif /* __ASM_PPC_CPUTABLE_H */
#endif /* __KERNEL__ */