URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-sh/] [dc_sysasic.h] - Rev 1774
Go to most recent revision | Compare with Previous | Blame | View Log
/* include/asm-sh/dc_sysasic.h * * Definitions for the Dreamcast System ASIC and related peripherals. * * Copyright (c) 2001 M. R. Brown <mrbrown@linuxdc.org> * * This file is part of the LinuxDC project (www.linuxdc.org) * * Released under the terms of the GNU GPL v2.0. * */ #include <asm/irq.h> /* Hardware events - Each of these events correspond to a bit within the Event Mask Registers/ Event Status Registers. Because of the virtual IRQ numbering scheme, a base offset must be used when calculating the virtual IRQ that each event takes. */ #define HW_EVENT_IRQ_BASE OFFCHIP_IRQ_BASE /* 48 */ /* IRQ 13 */ #define HW_EVENT_VSYNC (HW_EVENT_IRQ_BASE + 5) /* VSync */ #define HW_EVENT_MAPLE_DMA (HW_EVENT_IRQ_BASE + 12) /* Maple DMA complete */ #define HW_EVENT_GDROM_DMA (HW_EVENT_IRQ_BASE + 14) /* GD-ROM DMA complete */ /* IRQ 11 */ #define HW_EVENT_GDROM_CMD (HW_EVENT_IRQ_BASE + 32) /* GD-ROM cmd. complete */ #define HW_EVENT_AICA_SYS (HW_EVENT_IRQ_BASE + 33) /* AICA-related */ #define HW_EVENT_EXTERNAL (HW_EVENT_IRQ_BASE + 35) /* Ext. (expansion) */ #define HW_EVENT_IRQ_MAX (HW_EVENT_IRQ_BASE + 95)
Go to most recent revision | Compare with Previous | Blame | View Log