OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-sparc64/] [byteorder.h] - Rev 1765

Compare with Previous | Blame | View Log

/* $Id: byteorder.h,v 1.1.1.1 2004-04-15 03:01:04 phoenix Exp $ */
#ifndef _SPARC64_BYTEORDER_H
#define _SPARC64_BYTEORDER_H
 
#include <asm/types.h>
#include <asm/asi.h>
 
#ifdef __GNUC__
 
static __inline__ __u16 ___arch__swab16p(__u16 *addr)
{
	__u16 ret;
 
	__asm__ __volatile__ ("lduha [%1] %2, %0"
			      : "=r" (ret)
			      : "r" (addr), "i" (ASI_PL));
	return ret;
}
 
static __inline__ __u32 ___arch__swab32p(__u32 *addr)
{
	__u32 ret;
 
	__asm__ __volatile__ ("lduwa [%1] %2, %0"
			      : "=r" (ret)
			      : "r" (addr), "i" (ASI_PL));
	return ret;
}
 
static __inline__ __u64 ___arch__swab64p(__u64 *addr)
{
	__u64 ret;
 
	__asm__ __volatile__ ("ldxa [%1] %2, %0"
			      : "=r" (ret)
			      : "r" (addr), "i" (ASI_PL));
	return ret;
}
 
#define __arch__swab16p(x) ___arch__swab16p(x)
#define __arch__swab32p(x) ___arch__swab32p(x)
#define __arch__swab64p(x) ___arch__swab64p(x)
 
#define __BYTEORDER_HAS_U64__
 
#endif /* __GNUC__ */
 
#include <linux/byteorder/big_endian.h>
 
#endif /* _SPARC64_BYTEORDER_H */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.