OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [newlib/] [newlib/] [libc/] [machine/] [m68k/] [setjmp.S] - Rev 1773

Go to most recent revision | Compare with Previous | Blame | View Log

/* These are predefined by new versions of GNU cpp.  */

#ifndef __USER_LABEL_PREFIX__
#define __USER_LABEL_PREFIX__ _
#endif

#ifndef __REGISTER_PREFIX__
#define __REGISTER_PREFIX__
#endif

/* ANSI concatenation macros.  */

#define CONCAT1(a, b) CONCAT2(a, b)
#define CONCAT2(a, b) a ## b

/* Use the right prefix for global labels.  */

#define SYM(x) CONCAT1 (__USER_LABEL_PREFIX__, x)

/* Use the right prefix for registers.  */

#define REG(x) CONCAT1 (__REGISTER_PREFIX__, x)

#define d0 REG (d0)
#define d1 REG (d1)
#define d2 REG (d2)
#define d3 REG (d3)
#define d4 REG (d4)
#define d5 REG (d5)
#define d6 REG (d6)
#define d7 REG (d7)
#define a0 REG (a0)
#define a1 REG (a1)
#define a2 REG (a2)
#define a3 REG (a3)
#define a4 REG (a4)
#define a5 REG (a5)
#define a6 REG (a6)
#define fp REG (fp)
#define sp REG (sp)

.global SYM (setjmp)
.global SYM (longjmp)

SYM (setjmp):
        moveal sp@(4),a0
        movel sp@(0),a0@(12)
        movel sp,a0@(8)
        moveml d2-d7/a2-a6,a0@(20)
        clrl d0
        rts

SYM (longjmp):
        moveal sp@(4),a0
        movel sp@(8),d0
        bne 1f
        movel &1,d0
1:
        moveml a0@(20),d2-d7/a2-a6
        moveal a0@(8),sp
        movel a0@(12),sp@
        rts

#ifdef M68881
.global SYM (setjmp_68881)
.global SYM (longjmp_68881)

SYM (setjmp_68881):
        moveal sp@(4),a0
        movel sp@(0),a0@(12)
        movel sp,a0@(8)
        moveml d2-d7/a2-a6,a0@(20)
        fmovemx fp2-fp7,a0@(64)
        clrl d0
        rts

SYM (longjmp_68881):
        moveal sp@(4),a0
        fmovemx a0@(64),fp2-fp7
        movel sp@(8),d0
        bne 1f
        movel &1,d0
1:
        moveml a0@(20),d2-d7/a2-a6
        moveal a0@(8),sp
        movel a0@(12),sp@
        rts
#endif

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.