OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [newlib-1.10.0/] [newlib/] [libc/] [machine/] [xscale/] [memcpy.c] - Rev 1010

Go to most recent revision | Compare with Previous | Blame | View Log

#if defined __thumb__
 
#include "../../string/memcpy.c"
 
#else
 
#include <string.h>
#include "xscale.h"
 
void *
memcpy (void *dst0, const void *src0, size_t len)
{
  int dummy;
  asm volatile (
#ifndef __OPTIMIZE_SIZE__
       "cmp	%2, #0x3
	bls	3f
	and	lr, %1, #0x3
	and	r3, %0, #0x3
	cmp	lr, r3
	bne	3f
	cmp	lr, #0x0
	beq	2f
	b	1f
0:
	ldrb	r3, [%1], #1
"
	PRELOADSTR ("%1")
"
	tst	%1, #0x3
	strb	r3, [%0], #1
	beq	3f
1:
	sub	%2, %2, #1
	cmn	%2, #1
	bne	0b
2:
	cmp	%2, #0xf
	bls	1f
0:
	ldmia	%1!, { r3, r4, r5, lr }
"
	PRELOADSTR ("%1")
"
 
	sub	%2, %2, #16
	cmp	%2, #0xf
	stmia	%0!, { r3, r4, r5, lr }
	bhi	0b
1:
	cmp	%2, #0x7
	bls	1f
0:
	ldmia	%1!, { r3, r4 }
"
	PRELOADSTR ("%1")
"
 
	sub	%2, %2, #8
	cmp	%2, #0x7
	stmia	%0!, { r3, r4 }
	bhi	0b
1:
	cmp	%2, #0x3
	bls	3f
0:
	sub	%2, %2, #4
	ldr	r3, [%1], #4
"
	PRELOADSTR ("%1")
"
 
	cmp	%2, #0x3
	str	r3, [%0], #4
	bhi	0b
"
#endif /* !__OPTIMIZE_SIZE__ */
"
3:
"
	PRELOADSTR ("%1")
"
	sub	%2, %2, #1
	cmn	%2, #1
	beq	1f
0:
	sub	%2, %2, #1
	ldrb	r3, [%1], #1
"
	PRELOADSTR ("%1")
"
	cmn	%2, #1
	strb	r3, [%0], #1
	bne	0b
1:"
       : "=&r" (dummy), "=&r" (src0), "=&r" (len)
       : "0" (dst0), "1" (src0), "2" (len)
       : "memory", "lr", "r3", "r4", "r5", "cc");
  return dst0;
}
#endif
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.