URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [or1ksim/] [AUTHORS] - Rev 1745
Go to most recent revision | Compare with Previous | Blame | View Log
Authors of the OpenRISC 1000 architectural simulator
====================================================
Damjan Lampret, <lampret@opencores.org>
Original author of the simulator.
Johan Rydberg, <johan.rydberg@netinsight.se>
Added support for GNU readline aswell as adopted
it to GNU autoconf and automake.
Jimmy Chen-Min Chen, <jimmy@ee.nctu.edu.tw>
Defined and Added support for OR16 ISA(cpu/or16).
05/04/2000
Richard Prescott, <rip@step.polymtl.ca>
Added channels for peripheral to communicate with host
Jeremy Bennett, <jeremy@jeremybennett.com>
9 Jun 08. Added OSCI SystemC TLM 2.0 wrapper and tidied up for GCC 4.3.0 and
OpenRISC 1000 GDB 6.8
Go to most recent revision | Compare with Previous | Blame | View Log