Subversion Repositories or1k

# Makefile -- Makefile for OR32 dependent simulation
#
# Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
# Copyright (C) 2008 Embecosm Limited
#
# Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
#
# This file is part of OpenRISC 1000 Architectural Simulator.
#
# This program is free software; you can redistribute it and/or modify it
# under the terms of the GNU General Public License as published by the Free
# Software Foundation; either version 3 of the License, or (at your option)
# any later version.
#
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# more details.
#
# You should have received a copy of the GNU General Public License along
# with this program.  If not, see <http://www.gnu.org/licenses/>.


noinst_LIBRARIES = libarch.a

if DYNAMIC_EXECUTION

noinst_PROGRAMS = dyngen

dyngen_SOURCES = dyngen.c dyngen_i386.c dyngen_elf.c \
                 common_i386.h dyn32_defs.h dyngen.h dyn_rec.h \
                 i386_regs.h op_arith_op.h op_comp_op.h \
                 op_extend_op.h op_ff1_op.h op_i386.h op_lwhb_op.h \
                 op_mac_op.h op_mftspr_op.h op_support.h op_swhb_op.h \
                 op_t_reg_mov_op.h rec_i386.h sched_i386.h simpl32_defs.h 

libarch_a_SOURCES = execute.c or32.c op.c dyn_rec.c op_support.c gen_ops.c \
                    gen_ops_gen.c gen_ops_rel.c \
                    common_i386.h dyn32_defs.h dyngen.h dyn_rec.h \
                    i386_regs.h op_arith_op.h op_comp_op.h \
                    op_extend_op.h op_ff1_op.h op_i386.h op_lwhb_op.h \
                    op_mac_op.h op_mftspr_op.h op_support.h op_swhb_op.h \
                    op_t_reg_mov_op.h rec_i386.h sched_i386.h simpl32_defs.h 

dyn_rec.o: gen_ops.h

OP_CFLAGS=-Wall -fomit-frame-pointer -fno-reorder-blocks -O2

op.S: op.c op_t_reg_mov_op.h op_i386.h op_arith_op.h op_comp_op.h op_extend_op.h op_mac_op.h op_mftspr_op.h op_lwhb_op.h op_swhb_op.h
        $(CC) $(INCLUDES) $(OP_CFLAGS) -o $@ -S $<

gen_ops.h gen_ops.c gen_ops_gen.c gen_ops_rel.c: dyngen op.o

op.o: op.c op_t_reg_mov_op.h op_i386.h op_arith_op.h op_comp_op.h op_extend_op.h op_mac_op.h op_mftspr_op.h op_lwhb_op.h op_swhb_op.h
        $(CC) $(INCLUDES) $(OP_CFLAGS) -o $@ -c $<

gen_ops.h gen_ops.c gen_ops_gen.c gen_ops_rel.c: dyngen$(EXEEXT) op.o
        ./dyngen$(EXEEXT) op.o gen_ops.c gen_ops_gen.c gen_ops_rel.c gen_ops.h

else

libarch_a_SOURCES = execute.c or32.c \
                    common_i386.h dyn32_defs.h dyngen.h dyn_rec.h \
                    i386_regs.h op_arith_op.h op_comp_op.h \
                    op_extend_op.h op_ff1_op.h op_i386.h op_lwhb_op.h \
                    op_mac_op.h op_mftspr_op.h op_support.h op_swhb_op.h \
                    op_t_reg_mov_op.h rec_i386.h sched_i386.h simpl32_defs.h 

if GENERATE_NEEDED
noinst_PROGRAMS = generate
generate_SOURCES = or32.c generate.c \
                   common_i386.h dyn32_defs.h dyngen.h dyn_rec.h \
                   i386_regs.h op_arith_op.h op_comp_op.h \
                   op_extend_op.h op_ff1_op.h op_i386.h op_lwhb_op.h \
                   op_mac_op.h op_mftspr_op.h op_support.h op_swhb_op.h \
                   op_t_reg_mov_op.h rec_i386.h sched_i386.h simpl32_defs.h 

BUILT_SOURCES = execgen.c \
                common_i386.h dyn32_defs.h dyngen.h dyn_rec.h \
                i386_regs.h op_arith_op.h op_comp_op.h \
                op_extend_op.h op_ff1_op.h op_i386.h op_lwhb_op.h \
                op_mac_op.h op_mftspr_op.h op_support.h op_swhb_op.h \
                op_t_reg_mov_op.h rec_i386.h sched_i386.h simpl32_defs.h 

execgen.c: generate$(EXEEXT) $(srcdir)/insnset.c
        ./generate$(EXEEXT) $(srcdir)/insnset.c execgen.c

else

noinst_PROGRAMS =

endif
endif

# If the simulator was first built without --enable-simple and then with it,
# then also remove these two files
CLEANFILES=execgen.c generate gen_ops.c gen_ops.h gen_ops_rel.c gen_ops_gen.c