OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [backend/] [xilinx/] [rc200soc.ucf] - Rev 1581

Go to most recent revision | Compare with Previous | Blame | View Log

NET "clk"  LOC = "E12" ; # This is connected to the 50MHz clock
NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 20 ns HIGH 50 %;

NET "jtag_tck"  LOC = "N3" ;
NET "jtag_tdi"  LOC = "T2" ;
NET "jtag_tdo"  LOC = "R3" ;
NET "jtag_tms"  LOC = "P4" ;
NET "jtag_tck" TNM_NET = "jtag_tck";
TIMESPEC "TS_jtag_tck" = PERIOD "jtag_tck" 30 ns HIGH 50 %;

NET "reset"  LOC = "J5" ;
NET "sram_address[0]"  LOC = "C21" ;
NET "sram_address[1]"  LOC = "C22" ;
NET "sram_address[2]"  LOC = "D21" ;
NET "sram_address[3]"  LOC = "D22" ;
NET "sram_address[4]"  LOC = "E21" ;
NET "sram_address[5]"  LOC = "F21" ;
NET "sram_address[6]"  LOC = "F22" ;
NET "sram_address[7]"  LOC = "G21" ;
NET "sram_address[8]"  LOC = "G22" ;
NET "sram_address[9]"  LOC = "H21" ;
NET "sram_address[10]"  LOC = "J21" ;
NET "sram_address[11]"  LOC = "J22" ;
NET "sram_address[12]"  LOC = "K21" ;
NET "sram_address[13]"  LOC = "K22" ;
NET "sram_address[14]"  LOC = "L22" ;
NET "sram_address[15]"  LOC = "L21" ;
NET "sram_address[16]"  LOC = "E19" ;
NET "sram_address[17]"  LOC = "E20" ;
NET "sram_address[18]"  LOC = "F19" ;
NET "sram_address[19]"  LOC = "F20" ;
NET "sram_clk"  LOC = "F12" ;
NET "sram_data[0]"  LOC = "K20" ;
NET "sram_data[1]"  LOC = "L19" ;
NET "sram_data[2]"  LOC = "L20" ;
NET "sram_data[3]"  LOC = "K18" ;
NET "sram_data[4]"  LOC = "L18" ;
NET "sram_data[5]"  LOC = "E18" ;
NET "sram_data[6]"  LOC = "F18" ;
NET "sram_data[7]"  LOC = "G18" ;
NET "sram_data[8]"  LOC = "H18" ;
NET "sram_data[9]"  LOC = "J18" ;
NET "sram_data[10]"  LOC = "J17" ;
NET "sram_data[11]"  LOC = "K17" ;
NET "sram_data[12]"  LOC = "B12" ;
NET "sram_data[13]"  LOC = "A13" ;
NET "sram_data[14]"  LOC = "B13" ;
NET "sram_data[15]"  LOC = "A14" ;
NET "sram_data[16]"  LOC = "B14" ;
NET "sram_data[17]"  LOC = "B15" ;
NET "sram_data[18]"  LOC = "A16" ;
NET "sram_data[19]"  LOC = "B16" ;
NET "sram_data[20]"  LOC = "A17" ;
NET "sram_data[21]"  LOC = "B17" ;
NET "sram_data[22]"  LOC = "B18" ;
NET "sram_data[23]"  LOC = "A19" ;
NET "sram_data[24]"  LOC = "B19" ;
NET "sram_data[25]"  LOC = "C12" ;
NET "sram_data[26]"  LOC = "D12" ;
NET "sram_data[27]"  LOC = "C13" ;
NET "sram_data[28]"  LOC = "D13" ;
NET "sram_data[29]"  LOC = "C14" ;
NET "sram_data[30]"  LOC = "D14" ;
NET "sram_data[31]"  LOC = "C15" ;
NET "sram_nBW[0]"  LOC = "J20" ;
NET "sram_nBW[1]"  LOC = "K19" ;
NET "sram_nBW[2]"  LOC = "H20" ;
NET "sram_nBW[3]"  LOC = "J19" ;
NET "sram_nCS"  LOC = "G19" ;
NET "sram_nRW"  LOC = "G20" ;
NET "uart_srx"  LOC = "U20" ;
NET "uart_stx"  LOC = "V20" ;
NET "eth_data[0]" LOC = "M21" ;
NET "eth_data[1]" LOC = "N22" ;
NET "eth_data[2]" LOC = "N21" ;
NET "eth_data[3]" LOC = "P22" ;
NET "eth_data[4]" LOC = "P21" ;
NET "eth_data[5]" LOC = "R21" ;
NET "eth_data[6]" LOC = "T22" ;
NET "eth_data[7]" LOC = "T21" ;
NET "eth_data[8]" LOC = "U22" ;
NET "eth_data[9]" LOC = "U21" ;
NET "eth_data[10]" LOC = "V21" ;
NET "eth_data[11]" LOC = "W22" ;
NET "eth_data[12]" LOC = "W21" ;
NET "eth_data[13]" LOC = "Y22" ;
NET "eth_data[14]" LOC = "Y21" ;
NET "eth_data[15]" LOC = "M17" ;
NET "eth_address[0]" LOC = "M18" ;
NET "eth_address[1]" LOC = "M20" ;
NET "eth_address[2]" LOC = "M19" ;
NET "eth_nBE[0]" LOC = "N20" ;
NET "eth_nBE[1]" LOC = "N19" ;
NET "eth_nWRITE" LOC = "P19" ;
NET "eth_nREAD" LOC = "P20" ;
NET "eth_reset" LOC = "T20" ;

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.