OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [backend/] [xilinx/] [rc203soc.ucf] - Rev 1581

Go to most recent revision | Compare with Previous | Blame | View Log

NET "clk"  LOC = "E13"  ;
NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 30 ns HIGH 50 %;
#PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments
NET "jtag_tck"  LOC = "U3"  ;
NET "jtag_tdi"  LOC = "P7"  ;
NET "jtag_tdo"  LOC = "Y4"  ;
NET "jtag_tms"  LOC = "T8"  ;
NET "reset"  LOC = "L7"  ;
NET "sram_address[0]"  LOC = "E23"  ;
NET "sram_address[10]"  LOC = "L23"  ;
NET "sram_address[11]"  LOC = "L24"  ;
NET "sram_address[12]"  LOC = "M23"  ;
NET "sram_address[13]"  LOC = "M24"  ;
NET "sram_address[14]"  LOC = "N24"  ;
NET "sram_address[15]"  LOC = "N23"  ;
NET "sram_address[16]"  LOC = "G21"  ;
NET "sram_address[17]"  LOC = "G22"  ;
NET "sram_address[18]"  LOC = "H21"  ;
NET "sram_address[19]"  LOC = "H22"  ;
NET "sram_address[1]"  LOC = "E24"  ;
NET "sram_address[2]"  LOC = "F23"  ;
NET "sram_address[3]"  LOC = "F24"  ;
NET "sram_address[4]"  LOC = "G23"  ;
NET "sram_address[5]"  LOC = "H23"  ;
NET "sram_address[6]"  LOC = "H24"  ;
NET "sram_address[7]"  LOC = "J23"  ;
NET "sram_address[8]"  LOC = "J24"  ;
NET "sram_address[9]"  LOC = "K23"  ;
NET "sram_clk"  LOC = "H14"  ;
NET "sram_data[0]"  LOC = "M22"  ;
NET "sram_data[10]"  LOC = "L19"  ;
NET "sram_data[11]"  LOC = "M19"  ;
NET "sram_data[12]"  LOC = "D14"  ;
NET "sram_data[13]"  LOC = "C15"  ;
NET "sram_data[14]"  LOC = "D15"  ;
NET "sram_data[15]"  LOC = "C16"  ;
NET "sram_data[16]"  LOC = "D16"  ;
NET "sram_data[17]"  LOC = "D17"  ;
NET "sram_data[18]"  LOC = "C18"  ;
NET "sram_data[19]"  LOC = "D18"  ;
NET "sram_data[1]"  LOC = "N21"  ;
NET "sram_data[20]"  LOC = "C19"  ;
NET "sram_data[21]"  LOC = "D19"  ;
NET "sram_data[22]"  LOC = "D20"  ;
NET "sram_data[23]"  LOC = "C21"  ;
NET "sram_data[24]"  LOC = "D21"  ;
NET "sram_data[25]"  LOC = "E14"  ;
NET "sram_data[26]"  LOC = "F14"  ;
NET "sram_data[27]"  LOC = "E15"  ;
NET "sram_data[28]"  LOC = "F15"  ;
NET "sram_data[29]"  LOC = "E16"  ;
NET "sram_data[2]"  LOC = "N22"  ;
NET "sram_data[30]"  LOC = "F16"  ;
NET "sram_data[31]"  LOC = "E17"  ;
NET "sram_data[3]"  LOC = "M20"  ;
NET "sram_data[4]"  LOC = "N20"  ;
NET "sram_data[5]"  LOC = "G20"  ;
NET "sram_data[6]"  LOC = "H20"  ;
NET "sram_data[7]"  LOC = "J20"  ;
NET "sram_data[8]"  LOC = "K20"  ;
NET "sram_data[9]"  LOC = "L20"  ;
NET "sram_nBW[0]"  LOC = "L22"  ;
NET "sram_nBW[1]"  LOC = "M21"  ;
NET "sram_nBW[2]"  LOC = "K22"  ;
NET "sram_nBW[3]"  LOC = "L21"  ;
NET "sram_nCS"  LOC = "J21"  ;
NET "sram_nRW"  LOC = "J22"  ;
NET "uart_srx"  LOC = "W22"  ;
NET "uart_stx"  LOC = "Y22"  ;
NET "eth_data[0]" LOC = "P23" ;
NET "eth_data[1]" LOC = "R24" ;
NET "eth_data[2]" LOC = "R23" ;
NET "eth_data[3]" LOC = "T24" ;
NET "eth_data[4]" LOC = "T23" ;
NET "eth_data[5]" LOC = "U23" ;
NET "eth_data[6]" LOC = "V24" ;
NET "eth_data[7]" LOC = "V23" ;
NET "eth_data[8]" LOC = "W24" ;
NET "eth_data[9]" LOC = "W23" ;
NET "eth_data[10]" LOC = "Y23" ;
NET "eth_data[11]" LOC = "AA24" ;
NET "eth_data[12]" LOC = "AA23" ;
NET "eth_data[13]" LOC = "AB24" ;
NET "eth_data[14]" LOC = "AB23" ;
NET "eth_data[15]" LOC = "P19" ;
NET "eth_address[0]" LOC = "P20" ;
NET "eth_address[1]" LOC = "P22" ;
NET "eth_address[2]" LOC = "P21" ;
NET "eth_nBE[0]" LOC = "R22" ;
NET "eth_nBE[1]" LOC = "R21" ;
NET "eth_nWRITE" LOC = "T21" ;
NET "eth_nREAD" LOC = "T22" ;
NET "eth_reset" LOC = "V22" ;

#PACE: Start of PACE Prohibit Constraints

#PACE: End of Constraints generated by PACE

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.