OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [arch/] [or32/] [board/] [ram.ld] - Rev 1765

Compare with Previous | Blame | View Log

MEMORY 
        {
        romvec : ORIGIN = 0xf0010000, LENGTH = 0x00002000
        flash  : ORIGIN = 0xf0012000, LENGTH = 0x00200000 - 0x00012000
        eflash : ORIGIN = 0xf0200000, LENGTH = 0
        ramvec : ORIGIN = 0x00000000, LENGTH = 0x00002000
        ram    : ORIGIN = 0x00020400, LENGTH = 0x00300000 - 0x00020400
        eram   : ORIGIN = 0x00400000, LENGTH = 0
        initrd : ORIGIN = 0x00300000, LENGTH = 0x00100000
        }

SECTIONS
{
        .ramvec :
        {
        __ramvec = . ;
        __ramvec_start = . ;
        *(.ramvec)
        __ramvec_end = . ;
        } > ramvec

        .romvec :
        {
        __romvec = . ;
        } > romvec

        .text :
        {
        __ramstart = . ;
        text_start = . ;
        *(.text)
        ___data_rom_start = ALIGN ( 4 ) ;
        } > ram

        .rodata :
        {
        *(.rodata)
        *(.rodata.str1.1)
        __etext = . ;
        } > ram

        .data :
        {
        __sdata = . ;
        ___data_start = . ;
        *(.data)
        __edata = . ;
        __end_data = . ;
        edata = ALIGN( 0x10 ) ;
        } > ram

        .bss :
        {
        __sbss = ALIGN( 0x10 ) ;
        ___bss_start = ALIGN( 0x10 ) ;
        __data_end = ALIGN( 0x10 ) ;
        *(.bss)
        *(COMMON)
        __ebss = . ;
        ___bss_end = . ;
        end = ALIGN( 0x10 ) ;
        __end = ALIGN( 0x10 ) ;
        } > ram

        .eram :
        {
        __ramend = . ;
        } > eram

        .initrd :
        {
        __initrd_start = . ;
        *(.initrd)
        __initrd_end = . ;
        } > initrd
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.