OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-mips/] [mipsconfig.h] - Rev 1633

Go to most recent revision | Compare with Previous | Blame | View Log

/*
 * include/asm-mips/mipsconfig.h
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1994, 1995 by Ralf Baechle
 */
#ifndef __ASM_MIPS_MIPSCONFIG_H
#define __ASM_MIPS_MIPSCONFIG_H
 
/*
 * This is the virtual address to which all ports are being mapped.
 * Must be a value that can be load with a lui instruction.
 */
#ifndef PORT_BASE
#define PORT_BASE		0xe2000000
#endif
 
/*
 * Pagetables are 4MB mapped at 0xe4000000
 * Must be a value that can be loaded with a single instruction.
 */
#define TLBMAP			0xe4000000
 
/*
 * The virtual address where we'll map the pagetables
 * For a base address of 0xe3000000 this is 0xe338c000
 * For a base address of 0xe4000000 this is 0xe4390000
 * FIXME: Gas computes the following expression with signed
 *        shift and therefore false
#define TLB_ROOT		(TLBMAP + (TLBMAP >> (12-2)))
 */
#define TLB_ROOT		0xe4390000
 
/*
 * Use this to activate extra TLB error checking
 */
#define CONF_DEBUG_TLB
 
/*
 * Use this to activate extra TLB profiling code
 * (currently not implemented)
 */
#undef CONF_PROFILE_TLB
 
/*
 * Disable all caching.  Useful to find trouble with caches in drivers.
 */
#undef CONF_DISABLE_KSEG0_CACHING
 
/*
 * Set this to one to enable additional vdma debug code.
 */
#define CONF_DEBUG_VDMA 0
 
#endif /* __ASM_MIPS_MIPSCONFIG_H */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.