OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [arm/] [armulator/] [include/] [bsp.h] - Rev 1026

Go to most recent revision | Compare with Previous | Blame | View Log

/*  bsp.h
 *
 *  This include file contains some definitions specific to the
 *  ARM simulator in gdb (the ARMulator).
 *
 *  COPYRIGHT (c) 1989-1999.
 *  On-Line Applications Research Corporation (OAR).
 *
 *  The license and distribution terms for this file may be
 *  found in the file LICENSE in this distribution or at
 *  http://www.OARcorp.com/rtems/license.html.
 *
 *  bsp.h,v 1.2 2001/05/24 20:06:45 joel Exp
 */
 
#ifndef __ARMULATOR_h
#define __ARMULATOR_h
 
#ifdef __cplusplus
extern "C" {
#endif
 
#include <bspopts.h>
 
#include <rtems.h>
#include <iosupp.h>
#include <console.h>
#include <clockdrv.h>
 
/*
 *  Define the time limits for RTEMS Test Suite test durations.
 *  Long test and short test duration limits are provided.  These
 *  values are in seconds and need to be converted to ticks for the
 *  application.
 *
 */
 
#define MAX_LONG_TEST_DURATION       300 /* 5 minutes = 300 seconds */
#define MAX_SHORT_TEST_DURATION      3   /* 3 seconds */
 
/*
 *  Define the interrupt mechanism for Time Test 27
 *
 *  NOTE: Following are not defined and are board independent
 *
 */
 
#define MUST_WAIT_FOR_INTERRUPT 0
 
#define Install_tm27_vector( handler ) /* set_vector( (handler), 6, 1 ) */
 
#define Cause_tm27_intr()  /* i960_cause_intr( 0x62 ) */
 
#define Clear_tm27_intr()  /* i960_clear_intr( 6 ) */
 
#define Lower_tm27_intr()
 
/* Constants */
 
/* miscellaneous stuff assumed to exist */
 
extern rtems_configuration_table BSP_Configuration;
 
/*
 *  Device Driver Table Entries
 */
 
/*
 * NOTE: Use the standard Console driver entry
 */
 
/*
 * NOTE: Use the standard Clock driver entry
 */
 
/* functions */
 
void bsp_cleanup( void );
 
#ifdef __cplusplus
}
#endif
 
#endif
/* end of include file */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.