OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [arm/] [vegaplus/] [include/] [bsp.h] - Rev 1765

Compare with Previous | Blame | View Log

/*-------------------------------------------------------------------------+
| bsp.h - ARM BSP 
+--------------------------------------------------------------------------+
| This include file contains definitions related to the ARM BSP.
+--------------------------------------------------------------------------+
|
| Copyright (c) Canon Research France SA.]
| Emmanuel Raguet, mailto:raguet@crf.canon.fr
|
|  The license and distribution terms for this file may be
|  found in found in the file LICENSE in this distribution or at
|  http://www.OARcorp.com/rtems/license.html.
| 
|  bsp.h,v 1.4 2001/10/17 20:26:14 joel Exp
+--------------------------------------------------------------------------*/
 
 
#ifndef __BSP_H_
#define __BSP_H_
 
#ifdef __cplusplus
extern "C" {
#endif
 
#include <bspopts.h>
 
#include <rtems.h>
#include <iosupp.h>
#include <console.h>
#include <clockdrv.h>
 
/*
 *  Define the interrupt mechanism for Time Test 27
 *
 *  NOTE: Following are not defined and are board independent
 *
 */
 
#define MUST_WAIT_FOR_INTERRUPT 0
 
#define Install_tm27_vector( handler ) 
 
#define Cause_tm27_intr()  
 
#define Clear_tm27_intr()  
 
#define Lower_tm27_intr()
 
#ifdef __cplusplus
}
#endif
 
#endif /* __BSP_H_ */
/* end of include file */
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.