OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [c4x/] [c4xsim/] [startup/] [linkcmds] - Rev 1765

Compare with Previous | Blame | View Log

/* OUTPUT_FORMAT("coff-c4x") */
 __SYSMEM_SIZE = DEFINED(__SYSMEM_SIZE) ? __SYSMEM_SIZE : 0x4000;
 __STACK_SIZE  = DEFINED(__STACK_SIZE)  ? __STACK_SIZE  : 0x1000;
 __HeapSize = DEFINED(__HeapSize) ? __HeapSize : 0x10000;
 __WorkspaceMax = DEFINED(__WorkspaceMax) ? __WorkspaceMax : 256K;
 __ClockFrequency = DEFINED(_ClockFrequency) ? _ClockFrequency : 50;
ENTRY(_start)
SECTIONS
{
  .vectors : {
    . += 4 * 64;
  }
  .text 0x200 : {
    *(.text)
     ___CTOR_LIST__ = .;
     LONG(___CTOR_END__ - ___CTOR_LIST__ - 2)
     *(.ctors)
     LONG(0);
     ___CTOR_END__  = .;
     ___DTOR_LIST__ = .;
     LONG(___DTOR_END__ - ___DTOR_LIST__ - 2)
     *(.dtors)
     LONG(0)
     ___DTOR_END__  = .;
  }
  .init : { *(.init) }
  .fini : { *(.fini) }
  .const  :
  {                                     
    *(.const)
  }
  .cinit  :
  {                                     
    *(.cinit)
  }
  .data  :
  {                             
    *(.data)
  }
  .comms  : {
    *(.comms)
  } 
  .bss  : {
        
    .bss = .;
    *(.bss)
    *(COMMON)
  }
  .stack  :
  {                                     
    *(.stack)
     .  =  . + __STACK_SIZE;            
  }
  .heap  :
  {                                     
    __HeapStart = .;
    . += __HeapSize;
    __WorkspaceBase = .;
    . += __WorkspaceMax;
  }
/*
  .sysmem  :
  {                                     
    *(.sysmem)
  }
*/
  .stab  0  : 
  {
    [ .stab ]
  }
  .stabstr  0  :
  {
    [ .stabstr ]
  }
/* The TI tools sets cinit to -1 if the ram model is used.  */
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.