OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [mips/] [jmr3904/] [clock/] [clockdrv.c] - Rev 1765

Compare with Previous | Blame | View Log

/*
 *  Instantiate the clock driver shell.
 *
 *  The tx3904 simulator in gdb counts instructions.
 *
 *  clockdrv.c,v 1.5 2001/01/09 17:05:57 joel Exp
 */
 
#include <rtems.h>
#include <libcpu/tx3904.h>
#include <bsp.h>
 
#define CLOCK_DRIVER_USE_FAST_IDLE
 
#define CLOCK_VECTOR TX3904_IRQ_TMR0
 
#define Clock_driver_support_at_tick()
 
/*
 *  5000 clicks per tick ISR is HIGHLY arbitrary
 */
 
#define CLICKS 5000
#define Clock_driver_support_install_isr( _new, _old ) \
  do { \
    unsigned32 _clicks = CLICKS; \
    _old = set_vector( _new, CLOCK_VECTOR, 1 ); \
    TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_CCDR, 0x3 ); \
    TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_CPRA, _clicks ); \
    TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_TISR, 0x00 ); \
    TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_ITMR, 0x8001 ); \
    TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_TCR,   0xC0 ); \
    *((volatile unsigned32 *) 0xFFFFC01C) = 0x00000700; \
  } while(0)
 
 
#define Clock_driver_support_initialize_hardware()
 
#define Clock_driver_support_shutdown_hardware()
 
#include "../../../shared/clockdrv_shell.c"
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.