OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [sh/] [gensh4/] [startup/] [linkcmds.rom2ram] - Rev 1026

Go to most recent revision | Compare with Previous | Blame | View Log

/*
 * This file contains GNU linker directives for an general SH4 
 * board.
 *
 * Variations in memory size and allocation can be made by
 * overriding some values with linker command-line arguments.
 *
 * Copyright (C) 2000 OKTET Ltd., St.-Petersburg, Russia
 * Author: Victor V. Vengerov <vvv@oktet.ru>
 *
 * The license and distribution terms for this file may be
 * found in the file LICENSE in this distribution or at
 *
 * http://www.OARcorp.com/rtems/license.html.
 * 
 *  linkcmds.rom2ram,v 1.1 2001/10/11 19:04:12 joel Exp
 */


OUTPUT_FORMAT("elf32-shl", "elf32-shl",
              "elf32-shl")
OUTPUT_ARCH(sh)
ENTRY(_start)
/* Do we need any of these for elf?
   __DYNAMIC = 0;    */

_HeapSize = DEFINED(_HeapSize) ? _HeapSize : (2 * 1024 * 1024);
_WorkspaceSize = DEFINED(_WorkspaceSize) ? _WorkspaceSize : (1024 * 1024);

/*
 * Area assignments:
 *     Area 0: Flash memory, SRAM interface
 *     Area 1: GDC
 *     Area 2: SDRAM
 *     Area 3-6: unused
 */
MEMORY
{
/*
 * Real values
 */
  ram           : o = 0x88000000, l = 8M
  rom           : o = 0x80000000, l = 4M
/*
 * Fake values to test from gdb
 */
/*
  ram           : o = 0x88100000, l = 4M
  rom           : o = 0x88500000, l = 3M
*/
}

SECTIONS
{
  rom : {
    copy_start_in_rom = .;
  } >rom

  /* Read-only sections, merged into text segment: */
  .init          : 
  { 
    KEEP (*(.init))
  } =0
  .text      : AT(copy_start_in_rom)
  {
    copy_start = .;
    *(.text)
    *(.text.*)
    /* .gnu.warning sections are handled specially by elf32.em.  */
    *(.gnu.warning)
    *(.gnu.linkonce.t*)
  } > ram
  _etext = .;
  PROVIDE (etext = .);
  .fini      :
  {
    KEEP (*(.fini))
  } =0
  .rodata   :  AT(LOADADDR(.text) + SIZEOF(.text))
  { 
    *(.rodata) 
    *(.rodata.*) 
    *(.gnu.linkonce.r*) 
    . = ALIGN(32);
  } > ram
  .ctors   :  AT(LOADADDR(.rodata) + SIZEOF(.rodata))
  {
    ___ctors = .;
    /* gcc uses crtbegin.o to find the start of
       the constructors, so we make sure it is
       first.  Because this is a wildcard, it
       doesn't matter if the user does not
       actually link against crtbegin.o; the
       linker won't look for a file to match a
       wildcard.  The wildcard also means that it
       doesn't matter which directory crtbegin.o
       is in.  */
    KEEP (*crtbegin.o(.ctors))
    /* We don't want to include the .ctor section from
       from the crtend.o file until after the sorted ctors.
       The .ctor section from the crtend file contains the
       end of ctors marker and it must be last */
    KEEP (*(EXCLUDE_FILE (*crtend.o ) .ctors))
    KEEP (*(SORT(.ctors.*)))
    KEEP (*(.ctors))
    ___ctors_end = .;
  } > ram
   .dtors         : AT(LOADADDR(.ctors) + SIZEOF(.ctors))
  {
    ___dtors = .;
    KEEP (*crtbegin.o(.dtors))
    KEEP (*(EXCLUDE_FILE (*crtend.o ) .dtors))
    KEEP (*(SORT(.dtors.*)))
    KEEP (*(.dtors))
    ___dtors_end = .;
  } > ram

  /* Adjust the address for the data segment.  We want to adjust up to
     the same address within the page on the next page up.  */
  . = ALIGN(128) + (. & (128 - 1));
  .data     : AT(LOADADDR(.dtors) + SIZEOF(.dtors))
  {
    *(.data)
    *(.data.*)
    *(.gnu.linkonce.d*)
    SORT(CONSTRUCTORS)
    copy_end = .;
  } > ram
  .eh_frame : { *(.eh_frame) } > ram
  /* We want the small data sections together, so single-instruction offsets
     can access them all, and initialized data all before uninitialized, so
     we can shorten the on-disk segment size.  */
  .bss       :
  {
   __bss_start = .;
   *(.dynbss)
   *(.bss)
   *(.bss.*)
   *(COMMON)
   /* Align here to ensure that the .bss section occupies space up to
      _end.  Align after .bss to ensure correct alignment even if the
      .bss section disappears because there are no input sections.  */
   . = ALIGN(32 / 8);
   __bss_end = .;
  } > ram

  . = ALIGN(16);
  _HeapStart = . ;
  . = . + _HeapSize ;
  PROVIDE( _HeapEnd = . );

  . = ALIGN(16);
  _WorkSpaceStart = . ;
  . = . + _WorkspaceSize ;
  PROVIDE(_WorkSpaceEnd = .);

  . = ALIGN(16);
  .stack . : {
     stack_start = .;
     . = . + 4096;
     stack_end = .;
  }

  . = ALIGN(16);
  _CPU_Interrupt_stack_low  = . ;
  _CPU_Interrupt_stack_high = _CPU_Interrupt_stack_low + 4096 ;

  /* Stabs debugging sections.  */
  .stab 0 : { *(.stab) }
  .stabstr 0 : { *(.stabstr) }
  .stab.excl 0 : { *(.stab.excl) }
  .stab.exclstr 0 : { *(.stab.exclstr) }
  .stab.index 0 : { *(.stab.index) }
  .stab.indexstr 0 : { *(.stab.indexstr) }
  .comment 0 : { *(.comment) }
  /* DWARF debug sections.
     Symbols in the DWARF debugging sections are relative to the beginning
     of the section so we begin them at 0.  */
  /* DWARF 1 */
  .debug          0 : { *(.debug) }
  .line           0 : { *(.line) }
  /* GNU DWARF 1 extensions */
  .debug_srcinfo  0 : { *(.debug_srcinfo) }
  .debug_sfnames  0 : { *(.debug_sfnames) }
  /* DWARF 1.1 and DWARF 2 */
  .debug_aranges  0 : { *(.debug_aranges) }
  .debug_pubnames 0 : { *(.debug_pubnames) }
  /* DWARF 2 */
  .debug_info     0 : { *(.debug_info) }
  .debug_abbrev   0 : { *(.debug_abbrev) }
  .debug_line     0 : { *(.debug_line) }
  .debug_frame    0 : { *(.debug_frame) }
  .debug_str      0 : { *(.debug_str) }
  .debug_loc      0 : { *(.debug_loc) }
  .debug_macinfo  0 : { *(.debug_macinfo) }
  /* SGI/MIPS DWARF 2 extensions */
  .debug_weaknames 0 : { *(.debug_weaknames) }
  .debug_funcnames 0 : { *(.debug_funcnames) }
  .debug_typenames 0 : { *(.debug_typenames) }
  .debug_varnames  0 : { *(.debug_varnames) }
  .stack : { _stack = .; *(.stack) }
  /* These must appear regardless of  .  */
}

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.