URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [armnommu/] [lib/] [segment.S] - Rev 1781
Go to most recent revision | Compare with Previous | Blame | View Log
/** linux/arch/arm/lib/segment.S** Copyright (C) 1995, 1996 Russell King* Except memcpy/memmove routine.*/#include <asm/assembler.h>.text#define ENTER \MOV ip,sp ;\STMFD sp!,{r4-r9,fp,ip,lr,pc} ;\SUB fp,ip,#4#define EXIT \LOADREGS(ea, fp, {r4 - r9, fp, sp, pc})#define EXITEQ \LOADREGS(eqea, fp, {r4 - r9, fp, sp, pc})# Prototype: void memcpy_tofs(void *to,const void *from,unsigned long n);Lmtfs_dest_not_aligned:rsb ip, ip, #4cmp ip, #2ldrb r3, [r1], #1strbt r3, [r0], #1ldrgeb r3, [r1], #1strgebt r3, [r0], #1ldrgtb r3, [r1], #1strgtbt r3, [r0], #1sub r2, r2, ipb Lmtfs_dest_aligned.global ___memcpy_tofs,__memcpy_tofs__memcpy_tofs:___memcpy_tofs:cmp r0, #0x02000000 @ PHYS checkbge _memcpy_fromfsstmfd sp!, {lr}cmp r2, #4blt Lmtfs_not_enoughands ip, r0, #3bne Lmtfs_dest_not_alignedLmtfs_dest_aligned:stmfd sp!, {r4 - r7}ands ip, r1, #3bne Lmtfs_src_not_aligned/** Seeing as there has to be at least 8 bytes to copy, we can* copy one word, and force a user-mode page fault...*/Lmtfs_0fupi: subs r2, r2, #4addmi ip, r2, #4bmi Lmtfs_0nowordsldr r3, [r1], #4strt r3, [r0], #4mov ip, r0, lsl #17rsb ip, ip, #0movs ip, ip, lsr #17beq Lmtfs_0fupi/** ip = max no. of bytes to copy before needing another "strt" insn*/cmp r2, ipmovlt ip, r2sub r2, r2, ipsubs ip, ip, #32blt Lmtfs_0rem8lpLmtfs_0cpy8lp: ldmia r1!, {r3 - r6}stmia r0!, {r3 - r6}ldmia r1!, {r3 - r6}stmia r0!, {r3 - r6}subs ip, ip, #32bpl Lmtfs_0cpy8lpLmtfs_0rem8lp: cmn ip, #16ldmgeia r1!, {r3 - r6}stmgeia r0!, {r3 - r6}tst ip, #8ldmneia r1!, {r3 - r4}stmneia r0!, {r3 - r4}tst ip, #4ldrne r3, [r1], #4strnet r3, [r0], #4ands ip, ip, #3beq Lmtfs_0fupiLmtfs_0nowords: ldmfd sp!, {r4 - r7}teq ip, #0LOADREGS(eqfd,sp!,{pc})Lmtfs_nowords: cmp ip, #2ldrb r3, [r1], #1strbt r3, [r0], #1ldrgeb r3, [r1], #1strgebt r3, [r0], #1ldrgtb r3, [r1], #1strgtbt r3, [r0], #1LOADREGS(fd,sp!,{pc})Lmtfs_not_enough:movs ip, r2bne Lmtfs_nowordsLOADREGS(fd,sp!,{pc})Lmtfs_src_not_aligned:bic r1, r1, #3ldr r7, [r1], #4cmp ip, #2bgt Lmtfs_3fupibeq Lmtfs_2fupiLmtfs_1fupi: subs r2, r2, #4addmi ip, r2, #4bmi Lmtfs_1nowordsmov r3, r7, lsr #8ldr r7, [r1], #4orr r3, r3, r7, lsl #24strt r3, [r0], #4mov ip, r0, lsl #17rsb ip, ip, #0movs ip, ip, lsr #17beq Lmtfs_1fupicmp r2, ipmovlt ip, r2sub r2, r2, ipsubs ip, ip, #16blt Lmtfs_1rem8lpLmtfs_1cpy8lp: mov r3, r7, lsr #8ldmia r1!, {r4 - r7}orr r3, r3, r4, lsl #24mov r4, r4, lsr #8orr r4, r4, r5, lsl #24mov r5, r5, lsr #8orr r5, r5, r6, lsl #24mov r6, r6, lsr #8orr r6, r6, r7, lsl #24stmia r0!, {r3 - r6}subs ip, ip, #16bpl Lmtfs_1cpy8lpLmtfs_1rem8lp: tst ip, #8movne r3, r7, lsr #8ldmneia r1!, {r4, r7}orrne r3, r3, r4, lsl #24movne r4, r4, lsr #8orrne r4, r4, r7, lsl #24stmneia r0!, {r3 - r4}tst ip, #4movne r3, r7, lsr #8ldrne r7, [r1], #4orrne r3, r3, r7, lsl #24strnet r3, [r0], #4ands ip, ip, #3beq Lmtfs_1fupiLmtfs_1nowords: teq ip, #0LOADREGS(eqfd,sp!,{r4 - r7, pc})mov r3, r7, lsr #8cmp ip, #2strbt r3, [r0], #1movge r3, r3, lsr #8strgebt r3, [r0], #1movgt r3, r3, lsr #8strgtbt r3, [r0], #1LOADREGS(fd,sp!, {r4 - r7, pc})Lmtfs_2fupi: subs r2, r2, #4addmi ip, r2, #4bmi Lmtfs_2nowordsmov r3, r7, lsr #16ldr r7, [r1], #4orr r3, r3, r7, lsl #16strt r3, [r0], #4mov ip, r0, lsl #17rsb ip, ip, #0movs ip, ip, lsr #17beq Lmtfs_2fupicmp r2, ipmovlt ip, r2sub r2, r2, ipsubs ip, ip, #16blt Lmtfs_2rem8lpLmtfs_2cpy8lp: mov r3, r7, lsr #16ldmia r1!, {r4 - r7}orr r3, r3, r4, lsl #16mov r4, r4, lsr #16orr r4, r4, r5, lsl #16mov r5, r5, lsr #16orr r5, r5, r6, lsl #16mov r6, r6, lsr #16orr r6, r6, r7, lsl #16stmia r0!, {r3 - r6}subs ip, ip, #16bpl Lmtfs_2cpy8lpLmtfs_2rem8lp: tst ip, #8movne r3, r7, lsr #16ldmneia r1!, {r4, r7}orrne r3, r3, r4, lsl #16movne r4, r4, lsr #16orrne r4, r4, r7, lsl #16stmneia r0!, {r3 - r4}tst ip, #4movne r3, r7, lsr #16ldrne r7, [r1], #4orrne r3, r3, r7, lsl #16strnet r3, [r0], #4ands ip, ip, #3beq Lmtfs_2fupiLmtfs_2nowords: teq ip, #0LOADREGS(eqfd,sp!,{r4 - r7, pc})mov r3, r7, lsr #16cmp ip, #2strbt r3, [r0], #1movge r3, r3, lsr #8strgebt r3, [r0], #1ldrgtb r3, [r1], #0strgtbt r3, [r0], #1LOADREGS(fd,sp!,{r4 - r7, pc})Lmtfs_3fupi: subs r2, r2, #4addmi ip, r2, #4bmi Lmtfs_3nowordsmov r3, r7, lsr #24ldr r7, [r1], #4orr r3, r3, r7, lsl #8strt r3, [r0], #4mov ip, r0, lsl #17rsb ip, ip, #0movs ip, ip, lsr #17beq Lmtfs_3fupicmp r2, ipmovlt ip, r2sub r2, r2, ipsubs ip, ip, #16blt Lmtfs_3rem8lpLmtfs_3cpy8lp: mov r3, r7, lsr #24ldmia r1!, {r4 - r7}orr r3, r3, r4, lsl #8mov r4, r4, lsr #24orr r4, r4, r5, lsl #8mov r5, r5, lsr #24orr r5, r5, r6, lsl #8mov r6, r6, lsr #24orr r6, r6, r7, lsl #8stmia r0!, {r3 - r6}subs ip, ip, #16bpl Lmtfs_3cpy8lpLmtfs_3rem8lp: tst ip, #8movne r3, r7, lsr #24ldmneia r1!, {r4, r7}orrne r3, r3, r4, lsl #8movne r4, r4, lsr #24orrne r4, r4, r7, lsl #8stmneia r0!, {r3 - r4}tst ip, #4movne r3, r7, lsr #24ldrne r7, [r1], #4orrne r3, r3, r7, lsl #8strnet r3, [r0], #4ands ip, ip, #3beq Lmtfs_3fupiLmtfs_3nowords: teq ip, #0LOADREGS(eqfd,sp!,{r4 - r7, pc})mov r3, r7, lsr #24cmp ip, #2strbt r3, [r0], #1ldrge r3, [r1], #0strgebt r3, [r0], #1movgt r3, r3, lsr #8strgtbt r3, [r0], #1LOADREGS(fd,sp!, {r4 - r7, pc})# Prototype: void memcpy_fromfs(void *to,const void *from,unsigned long n);# ARM3: cant use memcopy here!!!.global _memcpy,memcpy.global _memmove,memmove.global _memcpy_fromfs,memcpy_fromfs_memcpy:_memmove:_memcpy_fromfs:memcpy:memmove:memcpy_fromfs:ENTERcmp r1, r0bcc Lother_copysubs r2, r2, #4blt Lup_no_double_wordsands ip, r0, #3bne Lup_dest_not_alignedands ip, r1, #3bne Lup_src_not_alignedLup_rest: subs r2, r2, #8blt Lup_cpy_2_lpsubs r2, r2, #0x14blt Lup_not_long_copyLup_cpy_8_lp: ldmia r1!,{r3 - r9, ip}stmia r0!,{r3 - r9, ip}subs r2, r2, #32bge Lup_cpy_8_lpcmn r2, #16ldmgeia r1!, {r3 - r6}stmgeia r0!, {r3 - r6}subge r2, r2, #0x10Lup_not_long_copy:adds r2, r2, #0x14Lup_cpy_3_lp: ldmgeia r1!, {r3 - r5}stmgeia r0!, {r3 - r5}subges r2, r2, #12bge Lup_cpy_3_lpLup_cpy_2_lp: adds r2, r2, #8blt Lup_no_double_wordssubs r2, r2, #4ldrlt r3, [r1], #4strlt r3, [r0], #4ldmgeia r1!, {r3, r4}stmgeia r0!, {r3, r4}subge r2, r2, #4Lup_no_double_words:adds r2, r2, #4EXITEQcmp r2, #2ldrb r3, [r1], #1strb r3, [r0], #1ldrgeb r3, [r1], #1strgeb r3, [r0], #1ldrgtb r3, [r1], #1strgtb r3, [r0], #1EXITLup_dest_not_aligned:rsb ip, ip, #4cmp ip, #2ldrb r3, [r1], #1strb r3, [r0], #1ldrgeb r3, [r1], #1strgeb r3, [r0], #1ldrgtb r3, [r1], #1strgtb r3, [r0], #1subs r2, r2, ipblt Lup_no_double_wordsands ip, r1, #3beq Lup_restLup_src_not_aligned:bic r1, r1, #3ldr r7, [r1], #4cmp ip, #2bgt Lup_cpy_4_3beq Lup_cpy_4_2cmp r2, #12blt Lup_cpy_x_1_lpsub r2, r2, #12Lup_cpy_4_1_lp: mov r3, r7, lsr #8ldmia r1!, {r4 - r7}orr r3, r3, r4, lsl #24mov r4, r4, lsr #8orr r4, r4, r5, lsl #24mov r5, r5, lsr #8orr r5, r5, r6, lsl #24mov r6, r6, lsr #8orr r6, r6, r7, lsl #24stmia r0!, {r3 - r6}subs r2, r2, #16bge Lup_cpy_4_1_lpadds r2, r2, #12blt Lup_rest1Lup_cpy_x_1_lp: mov r3, r7, lsr #8ldr r7, [r1], #4orr r3, r3, r7, lsl #24str r3, [r0], #4subs r2, r2, #4bge Lup_cpy_x_1_lpLup_rest1: sub r1, r1, #3b Lup_no_double_wordsLup_cpy_4_2: cmp r2, #12blt Lup_cpy_x_2_lpsub r2, r2, #12Lup_cpy_4_2_lp: mov r3, r7, lsr #16ldmia r1!, {r4 - r7}orr r3, r3, r4, lsl #16mov r4, r4, lsr #16orr r4, r4, r5, lsl #16mov r5, r5, lsr #16orr r5, r5, r6, lsl #16mov r6, r6, lsr #16orr r6, r6, r7,LSL#16stmia r0!, {r3 - r6}subs r2, r2, #16bge Lup_cpy_4_2_lpadds r2, r2, #12blt Lup_rest2Lup_cpy_x_2_lp: mov r3, r7, lsr #16ldr r7, [r1], #4orr r3, r3, r7, lsl #16str r3, [r0], #4subs r2, r2, #4bge Lup_cpy_x_2_lpLup_rest2: sub r1, r1, #2b Lup_no_double_wordsLup_cpy_4_3: cmp r2, #12blt Lup_cpy_x_3_lpsub r2, r2, #12Lup_cpy_4_3_lp: mov r3, r7, lsr #24ldmia r1!,{r4 - r7}orr r3, r3, r4, lsl #8mov r4, r4, lsr #24orr r4, r4, r5, lsl #8mov r5, r5, lsr #24orr r5, r5, r6, lsl #8mov r6, r6, lsr #24orr r6, r6, r7, lsl #8stmia r0!, {r3 - r6}subs r2, r2, #16bge Lup_cpy_4_3_lpadds r2, r2, #12blt Lup_rest3Lup_cpy_x_3_lp: mov r3, r7, lsr #24ldr r7, [r1], #4orr r3, r3, r7, lsl#8str r3, [r0], #4subs r2, r2, #4bge Lup_cpy_x_3_lpLup_rest3: sub r1, r1, #1b Lup_no_double_wordsLother_copy: add r1, r1, r2add r0, r0, r2subs r2, r2, #4blt Ldown_no_double_wordsands ip, r0, #3bne Ldown_dest_not_alignedands ip, r1, #3bne Ldown_src_not_alignedLdown_rest:subs r2, r2, #8blt Ldown_cpy_2_lpsubs r2, r2, #0x14blt Ldown_not_long_copyLdown_cpy_8_lp:ldmdb r1!, {r3 - r9, ip}stmdb r0!, {r3 - r9, ip}subs r2, r2, #32bge Ldown_cpy_8_lpLdown_not_long_copy:cmn r2, #16ldmgedb r1!, {r3 - r6}stmgedb r0!, {r3 - r6}subge r2, r2, #16adds r2, r2, #20ldmgedb r1!, {r3 - r5}stmgedb r0!, {r3 - r5}subge r2, r2, #12Ldown_cpy_2_lp:adds r2, r2, #8blt Ldown_no_double_wordssubs r2, r2, #4ldrlt r3, [r1, #-4]!strlt r3, [r0, #-4]!ldmgedb r1!, {r3, r4}stmgedb r0!, {r3, r4}subge r2, r2, #4Ldown_no_double_words:adds r2, r2, #4EXITEQcmp r2, #2ldrb r3, [r1, #-1]!strb r3, [r0, #-1]!ldrgeb r3, [r1, #-1]!strgeb r3, [r0, #-1]!ldrgtb r3, [r1, #-1]!strgtb r3, [r0, #-1]!EXITLdown_dest_not_aligned:CMP ip,#2LDRB r3,[r1,#-1]!STRB r3,[r0,#-1]!LDRGEB r3,[r1,#-1]!STRGEB r3,[r0,#-1]!LDRGTB r3,[r1,#-1]!STRGTB r3,[r0,#-1]!SUBS r2,r2,ipBLT Ldown_no_double_wordsANDS ip,r1,#3BEQ Ldown_restLdown_src_not_aligned:BIC r1,r1,#3LDR r3,[r1],#0CMP ip,#2BLT Ldown_cpy_4_3BEQ Ldown_cpy_4_2CMP r2,#12BLT Ldown_cpy_x_1_lpSUB r2,r2,#12Ldown_cpy_4_1_lp:MOV r7,r3,LSL#8LDMDB r1!,{r3,r4,r5,r6}ORR r7,r7,r6,LSR#24MOV r6,r6,LSL#8ORR r6,r6,r5,LSR#24MOV r5,r5,LSL#8ORR r5,r5,r4,LSR#24MOV r4,r4,LSL#8ORR r4,r4,r3,LSR#24STMDB r0!,{r4,r5,r6,r7}SUBS r2,r2,#16BGE Ldown_cpy_4_1_lpADDS r2,r2,#12BLT Ldown_rest1Ldown_cpy_x_1_lp:MOV ip,r3,LSL#8LDR r3,[r1,#-4]!ORR ip,ip,r3,LSR#24STR ip,[r0,#-4]!SUBS r2,r2,#4BGE Ldown_cpy_x_1_lpLdown_rest1:ADD r1,r1,#3B Ldown_no_double_wordsLdown_cpy_4_2:CMP r2,#12BLT Ldown_cpy_x_2_lpSUB r2,r2,#12Ldown_cpy_4_2_lp:MOV r7,r3,LSL#16LDMDB r1!,{r3,r4,r5,r6}ORR r7,r7,r6,LSR#16MOV r6,r6,LSL#16ORR r6,r6,r5,LSR#16MOV r5,r5,LSL#16ORR r5,r5,r4,LSR#16MOV r4,r4,LSL#16ORR r4,r4,r3,LSR#16STMDB r0!,{r4,r5,r6,r7}SUBS r2,r2,#16BGE Ldown_cpy_4_2_lpADDS r2,r2,#12BLT Ldown_rest2Ldown_cpy_x_2_lp:MOV ip,r3,LSL#16LDR r3,[r1,#-4]!ORR ip,ip,r3,LSR#16STR ip,[r0,#-4]!SUBS r2,r2,#4BGE Ldown_cpy_x_2_lpLdown_rest2:ADD r1,r1,#2B Ldown_no_double_wordsLdown_cpy_4_3:CMP r2,#12BLT Ldown_cpy_x_3_lpSUB r2,r2,#12Ldown_cpy_4_3_lp:MOV r7,r3,LSL#24LDMDB r1!,{r3,r4,r5,r6}ORR r7,r7,r6,LSR#8MOV r6,r6,LSL#24ORR r6,r6,r5,LSR#8MOV r5,r5,LSL#24ORR r5,r5,r4,LSR#8MOV r4,r4,LSL#24ORR r4,r4,r3,LSR#8STMDB r0!,{r4,r5,r6,r7}SUBS r2,r2,#16BGE Ldown_cpy_4_3_lpADDS r2,r2,#12BLT Ldown_rest3Ldown_cpy_x_3_lp:MOV ip,r3,LSL#24LDR r3,[r1,#-4]!ORR ip,ip,r3,LSR#8STR ip,[r0,#-4]!SUBS r2,r2,#4BGE Ldown_cpy_x_3_lpLdown_rest3:ADD r1,r1,#1B Ldown_no_double_words.align
Go to most recent revision | Compare with Previous | Blame | View Log