OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [m68knommu/] [platform/] [68EZ328/] [PalmV/] [rom.ld] - Rev 1765

Compare with Previous | Blame | View Log

MEMORY 
        {
        romvec : ORIGIN = 0x10c10000, LENGTH = 0x00400
        flash  : ORIGIN = 0x10c10400, LENGTH = 0xfec00
        eflash : ORIGIN = 0x10d00000, LENGTH = 1
        ramvec : ORIGIN = 0x00000000, LENGTH = 1024
        ram    : ORIGIN = 0x00020000, LENGTH = 0x00800000 - 0x20000
        eram   : ORIGIN = 0x00800000, LENGTH = 1
        }

SECTIONS
{
        .romvec :
        {
        _romvec = . ;
        __rom_start = . ;
        } > romvec
        .text :
        {
        text_start = . ;
        *(.text)
        _etext = . ;
        __data_rom_start = ALIGN ( 4 ) ;
        } > flash
        .eflash :
        {
        _flashend = . ;
        } > eflash
        .ramvec :
        {
        __ram_start = . ;
        _ramvec = . ;
        } > ramvec
        .data :
        {
        _sdata = . ;
        __data_start = . ;
        *(.data)
        _edata = . ;
        edata = ALIGN( 0x10 ) ;
        } > ram
        .bss :
        {
        _sbss = ALIGN( 0x10 ) ;
        __bss_start = ALIGN( 0x10 ) ;
        __data_end = ALIGN( 0x10 ) ;
        *(.bss)
        *(COMMON)
        _ebss = . ;
        __bss_end = . ;
        end = ALIGN( 0x10 ) ;
        _end = ALIGN( 0x10 ) ;
        } > ram
        .eram :
        {
        _ramend = . ;
        } > eram
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.