OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [xess/] [xsv_cpld/] [syn/] [synplify/] [xsv_cpld.prj] - Rev 767

Go to most recent revision | Compare with Previous | Blame | View Log

#-- Synplicity, Inc.
#-- Version 7.0.3   
#-- Project file G:\xess\xsv_cpld\syn\synplify\xsv_cpld.prj
#-- Written on Sat Mar 23 20:12:59 2002


#add_file options
add_file -verilog "../../rtl/verilog/tdm_master_if.v"
add_file -verilog "../../rtl/verilog/xsv_cpld_top.v"

#reporting options


#implementation: "xsv_cpld_1"
impl -add xsv_cpld_1

#device options
set_option -technology XC9500
set_option -part XC95108
set_option -package TQ100
set_option -speed_grade -20

#compilation/mapping options
set_option -default_enum_encoding sequential
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -top_module "xsv_cpld_top"

#map options
set_option -frequency 100.000
set_option -fanout_limit 100
set_option -disable_io_insertion 0

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "xsv_cpld_1/xsv_cpld_top.edf"
impl -active "xsv_cpld_1"

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.