Subversion Repositories or1k_old

/* toplevel.c -- Top level simulator source file
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
 
This file is part of OpenRISC 1000 Architectural Simulator.
 
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
 
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
/* Simulator commands. Help and version output. SIGINT processing.
Stdout redirection is specific to linux (I need to fix this). */
 
#include "config.h"
 
#include <stdio.h>
#include <ctype.h>
#include <string.h>
#include <stdlib.h>
#include <unistd.h>
#include <signal.h>
#include <stdarg.h>
#include <fcntl.h>
#include <limits.h>
 
#ifdef HAVE_LIBREADLINE
#include <readline/readline.h>
#include <readline/history.h>
#endif /* HAVE_LIBREADLINE */
 
#include "arch.h"
#include "parse.h"
#include "abstract.h"
#include "labels.h"
#include "execute.h"
#include "sim-config.h"
#include "spr_defs.h"
#include "sprs.h"
#include "dma.h"
#include "vga.h"
#include "fb.h"
#include "ps2kbd.h"
#include "vapi.h"
#include "gdbcomm.h"
#include "debug_unit.h"
#include "coff.h"
#include "sched.h"
#include "profiler.h"
#include "mprofiler.h"
#include "mc.h"
#include "atahost.h"
 
/* CVS revision number. */
const char rcsrev[] = "$Revision: 1.98 $";
 
/* History of execution */
int histexec[HISTEXEC_LEN];
 
char *sim_commands [] = {
  "q", "t", "help", "de", "dm", "run", "pr", "pm", "pc",
  "reset", "break", "breaks", "hist", "stats", "stall" "info",
  "r", "dv", 
#if !FAST_SIM
  "set",
#endif
   0
};
 
inline void debug(int level, const char *format, ...)
{
  char *p;
  va_list ap;
 
  if (config.sim.debug >= level) {
    if ((p = malloc(1000)) == NULL)
      return;
    va_start(ap, format);
    (void) vsnprintf(p, 1000, format, ap);
    va_end(ap);
    PRINTF("%s", p);
    fflush(stdout);
    free(p);
  } else {
#if DEBUG
  if ((p = malloc(1000)) == NULL)
    return;
  va_start(ap, format);
  (void) vsnprintf(p, 1000, format, ap);
  va_end(ap);
  PRINTF("%s\n", p);
  fflush(stdout);
  free(p);
#endif
  }
}
 
void ctrl_c(signum)
     int signum;
{
  runtime.sim.cont_run = runtime.cpu.stalled ? 0 : 1;
  runtime.sim.iprompt = 1;
  set_stall_state (0);
  signal(SIGINT, ctrl_c);
}
 
void version()
{
  PRINTF ("\n");
  PRINTF ("OpenRISC 1000 (OR32) Architectural Simulator, %s\n", rcsrev);
  PRINTF ("Copyright (C) 1999 Damjan Lampret, lampret@opencores.org\n");
  PRINTF ("Copyright (C) 2000 Damjan Lampret, lampret@opencores.org\n");
  PRINTF ("                   Jimmy Chen-Min Chen, jimmy@ee.nctu.edu.tw\n");
  PRINTF ("                   Johan Rydberg, johan.rydberg@insight.se\n");
  PRINTF ("                   Marko Mlinar, markom@opencores.org\n");
  PRINTF ("Copyright (C) 2001 Simon Srot, simons@opencores.org\n");
  PRINTF ("                   Marko Mlinar, markom@opencores.org\n");
  PRINTF ("Copyright (C) 2002 Marko Mlinar, markom@opencores.org\n");
  PRINTF ("                   Simon Srot, simons@opencores.org\n");
  PRINTF ("Visit http://www.opencores.org for more information about ");
  PRINTF ("OpenRISC 1000 and\nother open source cores.\n\n");
  PRINTF ("This software comes with ABSOLUTELY NO WARRANTY; for ");
  PRINTF ("details see COPYING.\nThis is free software, and you ");
  PRINTF ("are welcome to redistribute it under certain\nconditions; ");
  PRINTF ("for details see COPYING.\n");
}
 
void 
help()
{
  PRINTF("q      - quit simulator\n");
  PRINTF("r      - display all registers\n");
  PRINTF("t      - execute next instruction\n");
  PRINTF("run <instructions> [<hush>]   - execute <instruction> instructions, no reg dump if hush\n");
  PRINTF("pr <r> <value>                - patch register <r> with <value>\n");
  PRINTF("dm <fromaddr> [<toaddr>]      - display memory from <fromaddr> to <toaddr>\n");
  PRINTF("de <fromaddr> [<toaddr>]      - debug insn memory\n");
  PRINTF("pm <addr> <value>             - patch memory location <addr> with <value>\n");
  PRINTF("pc <value>                    - patch PC register with <value>\n");
  PRINTF("cm <fromaddr> <toaddr> <size> - copy memory\n");
  PRINTF("break <addr>      - toggle breakpoint at address <addr>\n");
  PRINTF("breaks            - print all set breakpoints\n");
  PRINTF("reset             - simulator reset\n");
  PRINTF("hist              - execution history\n");
  PRINTF("stall             - stalls the processor and gives control to the debugger\n");
  PRINTF("stats <num|clear> - execution statistics num or clear it.\n");
  PRINTF("info              - configuration info (caches etc.)\n");
  PRINTF("dv <fromaddr> [<toaddr>] [<modname>] - dumps memory as verilog (use redirect)\n");
  PRINTF("dh <fromaddr> [<toaddr>]             - dumps memory as hex code (use redirect)\n");
  PRINTF("<cmd> > <filename> - redirect simulator stdout to <filename> (and not emulated PRINTF)\n");
#if !FAST_SIM
  PRINTF("set <section> <item> = <param>  - set configuration.  See sim.cfg for more information.\n");
  PRINTF("debug      - toggles simulator debug mode\n");
  mp_help ();
  prof_help ();
  PRINTF("cuc        - enters Custom Unit Compiler command prompt\n");
#endif
  PRINTF("help       - available commands (this list)\n");
}
 
void debugmem (unsigned long from, unsigned long to );
 
/* Resets all subunits */
void sim_reset ()
{
  SCHED_INIT();
  uart_reset();
  dma_reset();
  eth_reset();
  gpio_reset();
  vga_reset ();
  fb_reset ();
  kbd_reset ();
  ata_reset();
  tick_reset();
  pm_reset();
  pic_reset();
  mc_reset();
  du_reset ();
  cpu_reset();
}
 
/* Initalizes all devices and sim */
void sim_init ()
{
  init_memory_table ();
  init_labels();
  init_breakpoints();
  initstats();
  build_automata();
 
  if (config.sim.profile) {
    runtime.sim.fprof = fopen(config.sim.prof_fn, "wt+");
    if(!runtime.sim.fprof) {
      fprintf(stderr, "ERROR: Problems opening profile file.\n");
      exit (1);
    } else
      fprintf(runtime.sim.fprof, "+00000000 FFFFFFFF FFFFFFFF [outside_functions]\n");
  }
 
  if (config.sim.mprofile) {
    runtime.sim.fmprof = fopen(config.sim.mprof_fn, "wb+");
    if(!runtime.sim.fmprof) {
      fprintf(stderr, "ERROR: Problems opening memory profile file.\n");
      exit (1);
    }
  }
 
  if (config.sim.exe_log) {
    runtime.sim.fexe_log = fopen(config.sim.exe_log_fn, "wt+");
    if(!runtime.sim.fexe_log) {
      PRINTF("ERROR: Problems opening exe_log file.\n");
      exit (1);
    }
  }
 
  if (config.sim.spr_log) {
    PRINTF("OPENING SPRLOG\n");
    runtime.sim.fspr_log = fopen(config.sim.spr_log_fn, "wt+");
    if (!runtime.sim.fspr_log) {
      PRINTF("ERROR: Problems opening spr_log file.\n");
      exit(1);
    }
  }
 
  /* Initialize memory */
  {
    extern struct dev_memarea *dev_list;
    struct dev_memarea *area;
    int i;
    if (config.memory.type == MT_RANDOM) {
      unsigned int val = 0;
 
      if (config.memory.random_seed == -1) {
        runtime.memory.random_seed = time(NULL);
        /* Print out the seed just in case we ever need to debug */
        PRINTF("Seeding random generator with value %d\n", config.memory.random_seed);
      } else
        runtime.memory.random_seed = config.memory.random_seed;
      srandom(runtime.memory.random_seed);
 
      for (area = dev_list; area; area = area->next)
        for(i = 0; i < area->size; i++) {
          val = random();
          setsim_mem8(i + area->addr_compare, val & 0xFF);
        }
    } else if(config.memory.type == MT_PATTERN) {
      for (area = dev_list; area; area = area->next)
        for(i = 0; i < area->size; i++)          
          setsim_mem8(i + area->addr_compare, config.memory.pattern);
    } else if (config.memory.type != MT_UNKNOWN) {
      fprintf(stderr, "Invalid memory configuration type.\n");
      exit(1);
    }
  }
 
  if(runtime.sim.filename) {
    unsigned long endaddr = 0xFFFFFFFF;
    endaddr = loadcode(runtime.sim.filename, 0, 0); /* MM170901 always load at address zero.  */
    if (endaddr == -1) {
      fprintf(stderr, "Problems loading boot code.\n");
      exit(1);
    }
  }
 
#if !FAST_SIM /* We assume we have valid configuration with fsim*/
  /* Disable gdb debugging, if debug module is not available.  */
  if (config.debug.gdb_enabled && !config.debug.enabled) {
    config.debug.gdb_enabled = 0;
    if (config.sim.verbose)
      fprintf (stderr, "WARNING: Debug module not enabled, cannot start gdb.\n");
  }
#endif
 
  if (config.debug.gdb_enabled)
    gdbcomm_init ();
 
#if !FAST_SIM /* We assume we have valid configuration with fsim*/
  /* Enable dependency stats, if we want to do history analisis */
  if (config.sim.history && !config.cpu.dependstats) {
    config.cpu.dependstats = 1;
    if (config.sim.verbose)
      fprintf (stderr, "WARNING: dependstats stats must be enabled to do history analisis.\n");
  }
#endif
 
#if !FAST_SIM /* We assume we have valid configuration with fsim*/  
  /* Debug forces verbose */
  if (config.sim.debug && !config.sim.verbose) {
    config.sim.verbose = 1;
    fprintf (stderr, "WARNING: verbose turned on.\n");
  }
#endif
 
  /* Start VAPI before device initialization.  */  
  if (config.vapi.enabled) {
    runtime.vapi.enabled = 1;
    vapi_init ();
    if (config.sim.verbose)
      PRINTF ("VAPI started, waiting for clients.\n");
  }
 
  sim_reset ();
 
  lock_memory_table ();
 
  /* Wait till all test are connected.  */
  if (runtime.vapi.enabled) {    
    int numu = vapi_num_unconnected (0);
    if (numu) {
      PRINTF ("\nWaiting for VAPI tests with ids:\n");
      vapi_num_unconnected (1);     
      PRINTF ("\n");
      while (numu = vapi_num_unconnected (0)) {
        vapi_check ();
        PRINTF ("\rStill waiting for %i VAPI test(s) to connect.       ", numu);
        usleep (100);
      }
      PRINTF ("\n");
    }
    PRINTF ("All devices connected                         \n");
  }
  /* simulator is initialized */
  runtime.sim.init = 0;
}
 
/* Display info about various modules */
void sim_info () {
  sprs_status();
  PRINTF ("\n");
  memory_table_status ();
  if (config.immu.enabled) itlb_status(-1);
  if (config.dmmu.enabled) dtlb_status(-1);
  if (config.ic.enabled) ic_info();
  if (config.dc.enabled) dc_info();
 
  if (config.bpb.enabled) bpb_info();
  if (config.bpb.btic) btic_info();
 
  if (config.mc.enabled) mc_status();
  if (config.nuarts) uart_status();
  if (config.ndmas) dma_status();      
  if (config.nethernets) eth_status();
  if (config.ngpios) gpio_status();
  if (config.natas) ata_status();
  kbd_info();
}
 
/* Cleanup */
void sim_done ()
{
  if (config.sim.profile) {
    fprintf(runtime.sim.fprof,"-%08X FFFFFFFF\n", runtime.sim.cycles);
    fclose(runtime.sim.fprof);
  }
 
  if (config.sim.mprofile) fclose(runtime.sim.fmprof);
  if (config.sim.exe_log)   fclose(runtime.sim.fexe_log);
  if (runtime.vapi.enabled)  vapi_done ();
  done_memory_table ();
  exit(0);
}
 
/* change result if item found in linestr */
static void addr_from_linestr(char *linestr, int index, int *result)
{
	char item[20];
	strtoken(linestr, item, index);
	if (strlen(item))
	{
        if (item[0] == '_')
			*result = eval_label(item);
        else
			*result = strtoul(item, NULL, 0);
	};
};
 
/* Executes jobs in time queue */ 
static inline void do_scheduler ()
{
  void (*func)(int);
  int param;
 
  /* Execute all jobs till now */
  do {  
    func = SCHED_PEEK().func;
    param = SCHED_PEEK().param;
    SCHED_REMOVE();
    func (param);
  } while (runtime.sim.cycles >= SCHED_PEEK().time);
}
 
/* Main function */
int main(argc, argv)
     int argc;
     char *argv[];
{
  char *linestr;
  char item1[500], b2[500], prev_str[500] = "";
  char *redirstr;
  int hush = 0;
  int first_prompt = 1;
 
  srand(getpid());
  init_defconfig();
  if (parse_args(argc, argv)) {
    PRINTF("Usage: %s [options] <filename>\n", argv[0]);
    PRINTF("Options:\n");
    PRINTF(" -v                   version and copyright note\n");
    PRINTF(" -i                   enable interactive command prompt\n");
    PRINTF(" --nosrv              do not launch JTAG proxy server\n"); /* (CZ) */
    PRINTF(" --srv <n>            launch JTAG proxy server on port <n>; [random]\n"); /* (CZ) */
#if !FAST_SIM
    PRINTF(" -f or --file         load script file [sim.cfg]\n");
    PRINTF(" --enable-profile     enable profiling.\n"); 
    PRINTF(" --enable-mprofile    enable memory profiling.\n"); 
#endif
    PRINTF(" --output-cfg         prints C structure of current\n");
    PRINTF("                      configuration to standard output\n"); 
    PRINTF("\nor   : %s ", argv[0]);
    mp_help ();
    PRINTF("\nor   : %s ", argv[0]);
    prof_help ();
    exit(-1);
  }
 
#ifdef HAVE_LIBREADLINE
  initialize_readline (); /* Bind our completer. */
#endif
 
#if !FAST_SIM
  /* Read configuration file.  */
  if (!runtime.sim.script_file_specified)
    read_script_file ("sim.cfg");
 
  /* Overide parameters with command line ones */
  if (runtime.simcmd.profile) config.sim.profile = 1;
  if (runtime.simcmd.mprofile) config.sim.mprofile = 1;
 
  if (!runtime.sim.script_file_specified && config.sim.verbose)
    fprintf (stderr, "WARNING: No config file read, assuming default configuration.\n");
#else
  PRINTF ("\n\tNOTE: running fast sim with fixed configuration!\n\n");
#endif
  if (runtime.sim.output_cfg) {
    output_cfg (stdout);
    exit (0);
  }
  print_config();
  sim_init ();
  signal(SIGINT, ctrl_c);
 
  while(1) {
    if (runtime.sim.iprompt) {
      if (config.debug.gdb_enabled)
        {
          PRINTF ("(sim) ");
          fflush(stdout);
          HandleServerSocket(true);  /* block & check_stdin = true */
        }
#ifdef HAVE_LIBREADLINE
      /* Must disable readline in new mode. It isn't compatible
         with non blocking environments */
wait_input:
      if(!config.debug.gdb_enabled) 
        linestr = readline("(sim) ");
      else
        linestr = fgets(b2, sizeof b2, stdin);
#else
      if(!config.debug.gdb_enabled)
        PRINTF ("(sim) ");
wait_input:
      linestr = fgets(b2, sizeof b2, stdin);
#endif
    } else
      strcpy(linestr = b2, "run -1 hush");
 
    if (!linestr) {
      usleep (1000);
      goto wait_input;
    }
    linestr = stripwhite (linestr);
 
#ifdef HAVE_LIBREADLINE
    /* Readline only works in the old mode */
    if(!server_fd)
      {
        if (strlen(linestr) == 0) {
          char *l = repeat_last_command ();
 
          if (l) {
      free (linestr);
      linestr = l;
          }
        }
 
        if (*linestr) {
          add_history (linestr);
        }
      }
#endif /* HAVE_LIBREADLINE */
 
    if (redirstr = strstr(linestr, ">")) {
      *redirstr = '\0';
      strtoken(&redirstr[1], item1, 1);
      runtime.sim.fout = fopen(item1, "w+");
      if (!runtime.sim.fout) runtime.sim.fout = stdout;
    }
 
    if (linestr[0] == '\n')
      strcpy (linestr, &prev_str[0]);
    else
      strcpy (&prev_str[0], linestr);
 
    strtoken(linestr, item1, 1);
    if (strcmp(item1, "q") == 0) {  /* quit */
      PRINTF ("\n");
      sim_done ();
    } else
    if (strcmp(item1, "help") == 0) /* help */
      help();
    else
    if (strcmp(item1, "t") == 0) {  /* trace */
      runtime.sim.cont_run = 1;
    } else
    if (strcmp(item1, "dm") == 0) { /* dump memory */
      char item2[20];
      char item3[20];
      static int from = 0, to = 0;
 
      strtoken(linestr, item2, 2);
      strtoken(linestr, item3, 3);
 
      if (strlen(item2)) {
        if (item2[0] == '_')
          from = eval_label(item2);
        else
          from = strtoul(item2, NULL, 0);
        to = from + 0x40;
      }
      if (strlen(item3))
        to = strtoul(item3, NULL, 0);
      dumpmemory(from, to, 0, 1);
            PRINTF("\n");
    } else
    if (strcmp(item1, "dv") == 0) {/* dump memory as verilog*/
      char item2[20];
      char item3[20];
      char item4[20];
      static int from = 0, to = 0;
 
      strtoken(linestr, item2, 2);
      strtoken(linestr, item3, 3);
      strtoken(linestr, item4, 4);
 
      if (strlen(item2)) {
        if (item2[0] == '_')
          from = eval_label(item2);
        else
          from = strtoul(item2, NULL, 0);
        to = from + 0x40;
      }
      if (strlen(item3))
        to = strtoul(item3, NULL, 0);
      if (!strlen(item4))
        strcpy(item4, "or1k_mem");
      dumpverilog(item4, from, to);
        PRINTF("\n");
    } else
    if (strcmp(item1, "dh") == 0) {/* dump memory as hex*/
      char item2[20];
      char item3[20];
      static int from = 0, to = 0;
 
      strtoken(linestr, item2, 2);
      strtoken(linestr, item3, 3);
 
      if (strlen(item2)) {
        if (item2[0] == '_')
          from = eval_label(item2);
        else
          from = strtoul(item2, NULL, 0);
        to = from + 0x40;
      }
      if (strlen(item3))
        to = strtoul(item3, NULL, 0);
      dumphex(from, to);
        PRINTF("\n");
    } else
    if (strcmp(item1, "pm") == 0) { /* patch memory */
      char item2[20];
      char item3[20];
      static int addr = 0;
      int breakpoint = 0;
 
      strtoken(linestr, item2, 2);
      strtoken(linestr, item3, 3);
      if (strlen(item2))
        if (item2[0] == '_')
          addr = eval_label(item2);
        else
          addr = strtoul(item2, NULL, 0);
      set_mem32(addr, strtoul(item3, NULL, 0), &breakpoint);
    } else
    if (strcmp(item1, "cm") == 0) {	/* copy memory 2004-01-20 hpanther*/
	  static int from=0, to=0, size=0;
      int i;
      addr_from_linestr(linestr, 2, &from);
      addr_from_linestr(linestr, 3, &to);
      addr_from_linestr(linestr, 4, &size);
	  for(i=0; i<size; i+=4)
	    setsim_mem32(to+i, evalsim_mem32(from+i));
    } else
    if (strcmp(item1, "pr") == 0) { /* patch regs */
      char item2[20];
      char item3[20];
 
      strtoken(linestr, item2, 2);
      strtoken(linestr, item3, 3);
      setsim_reg32(strtoul(item2, NULL,0), strtoul(item3, NULL, 0));
    } else
    if (strcmp(item1, "pc") == 0) { /* patch PC */
      char item2[20];
 
      strtoken(linestr, item2, 2);
      pc = strtoul(item2, NULL, 0);
    } else
    if (strcmp(item1, "breaks") == 0) { /* print breakpoints */
        print_breakpoints();
    } else
    if (strcmp(item1, "break") == 0) {  /* set/clear breakpoint */
      char item2[20];
      char *p;
      unsigned long addr;
      strtoken(linestr, item2, 2);
      addr = strtoul(item2, &p, 0);
      if (*p) {
        struct label_entry *l = find_label (item2);
        if (l) {
          addr = l->addr;
        } else addr = 0xffffffff;       
      }
      if (addr != 0xffffffff) set_insnbrkpoint(addr);
      else PRINTF ("'%s' is invalid address!\n");
    } else
    if (strcmp(item1, "r") == 0) {  /* dump regs */
      dumpreg();
    } else
    if (strcmp(item1, "de") == 0) { /* reset simulator */
      char item2[20];
      char item3[20];
      static int from = 0, to = 0;
 
      strtoken(linestr, item2, 2);
      strtoken(linestr, item3, 3);
 
      if (strlen(item2)) {
        if (item2[0] == '_')
          from = eval_label(item2);
        else
          from = strtoul(item2, NULL, 0);
        to = from + 0x40;
      }
      if (strlen(item3))
        to = strtoul(item3, NULL, 0);
      debugmem(from, to);
      PRINTF("\n");
    } else
    if (strcmp(item1, "reset") == 0) {  /* reset simulator */
      sim_reset();
    } else
#if !FAST_SIM
    if (strcmp(item1, "debug") == 0) {  /* debug mode */
      config.sim.debug ^= 1;
    } else
#endif
    if (strcmp(item1, "hist") == 0) { /* dump history */
      int i;
      for(i = HISTEXEC_LEN; i; i--)
        dumpmemory(histexec[i - 1], histexec[i - 1] + 4, 1, 1);
      PRINTF("\n");
    } else
    if (strcmp(item1, "run") == 0) { /* run */
      char item2[20];
      char item3[20];
 
      strtoken(linestr, item2, 2);
      strtoken(linestr, item3, 3);
      if (strcmp(item3, "hush") == 0)
        hush = 1;
      else
        hush = 0;
      runtime.sim.cont_run = strtol(item2, NULL, 0);
    } else
    if(!strcmp(item1, "stall")) { /* Added by CZ 210801 */
      set_stall_state (1);
      runtime.sim.iprompt = 0;
      runtime.sim.cont_run = -1;
      hush = 1;
    } else
    if (strcmp(item1, "stats") == 0) { /* stats */
      char item2[20];
      int i = 0;
 
      strtoken(linestr, item2, 2);
      if (strcmp(item2, "clear") == 0) {
        initstats();
        PRINTF("Cleared.\n");
      } else {
        i = strtoul(item2, NULL, 0);
        printstats(i);
      }
    } else
    if (strcmp(item1, "info") == 0) /* configuration info */
      sim_info ();
    else
#if !FAST_SIM
    if (strcmp (item1, "profiler") == 0) { /* run profiler utility */
      char *argv[10];
      int argc = tokenize_line (linestr, argv, 10);
      main_profiler (argc, argv);
    } else
    if (strcmp (item1, "mprofiler") == 0) { /* run mprofiler utility */
      char *argv[10];
      int argc = tokenize_line (linestr, argv, 10);
      main_mprofiler (argc, argv);
    } else
    if (strcmp (item1, "cuc") == 0) { /* run Custom Unit Compiler */
      main_cuc (runtime.sim.filename);
    } else
    if (strcmp(item1, "set") == 0) { /* configuration info */
      char *s = linestr;
      int i;
      extern section;
      extern struct section sections[];
      while (*s != ' ' && *s) s++;
      set_config_command (s);
    } else
#endif /* !FAST_SIM */
      PRINTF("%s: Unknown command.\n", linestr);
 
    { /* Needed by execution */
      extern int do_stats;
      do_stats = config.cpu.dependstats || config.cpu.superscalar || config.cpu.dependstats
              || config.sim.history || config.sim.exe_log;
    }
 
    /* MM: 'run -1' means endless execution.  */
    while(runtime.sim.cont_run) {
      IFF (config.debug.enabled) {
		  du_clock();	// reset watchpoints etc.
        if (runtime.cpu.stalled) {
          if(config.debug.gdb_enabled) {
            BlockJTAG();
            HandleServerSocket(false);
          } else {
            fprintf (stderr, "WARNING: CPU stalled and gdb connection not enabled.");
            runtime.sim.cont_run = 0;
          }
          continue;
        }
      }
 
      /* Each cycle has counter of mem_cycles; this value is joined with cycles
         at the end of the cycle; no sim originated memory accesses should be
         performed inbetween. */
      runtime.sim.mem_cycles = 0;
      if (!config.pm.enabled || !testsprbits(SPR_PMR, SPR_PMR_DME | SPR_PMR_SME)) {
        if (runtime.sim.cont_run > 0) runtime.sim.cont_run--;
        pic_clock ();
        if (cpu_clock ()) break;
        if (config.dc.enabled) dc_clock();
        if (config.ic.enabled) ic_clock();
      }
 
      if (config.dmas) dma_clock();
      if (config.ethernets) eth_clock();
      if (config.ngpios) gpio_clock();
      if (config.vapi.enabled && runtime.vapi.enabled) vapi_check();
      if (config.debug.gdb_enabled) HandleServerSocket(false); /* block & check_stdin = false */
      IFF(config.debug.enabled)
        if (testsprbits(SPR_DMR1, SPR_DMR1_ST)) set_stall_state (1);
 
      runtime.sim.cycles += runtime.sim.mem_cycles;
      if (runtime.sim.cycles >= SCHED_PEEK().time) do_scheduler ();
      if (!hush) dumpreg();
    }
    hush = 0;
    fflush(stdout);
    runtime.sim.fout = stdout;
 
    if (!runtime.sim.iprompt)  /* non-interactive quit */
      sim_done();
 
#ifdef HAVE_LIBREADLINE
    if (linestr)
      free (linestr);
#endif
 
  }
  sim_done();
}
 
#ifdef HAVE_LIBREADLINE
char *command_generator ();
char **sim_completion ();
 
/* Tell the GNU readline library how to complete.  We want to try to complete
   on command names if this is the first word in the line, or on filenames
   if not. */
void initialize_readline ()
{
  /* Allow conditional parsing of the ~/.inputrc file. */
  rl_readline_name = "or1ksim";
 
  /* Tell the completer that we want a crack first. */
  rl_attempted_completion_function = (CPPFunction *)sim_completion;
}
 
/* Attempt to complete on the contents of TEXT.  START and END bound the
   region of rl_line_buffer that contains the word to complete.  TEXT is
   the word to complete.  We can use the entire contents of rl_line_buffer
   in case we want to do some simple parsing.  Return the array of matches,
   or NULL if there aren't any. */
char **
sim_completion (text, start, end)
     char *text;
     int start, end;
{
  char **matches;
 
  matches = (char **)NULL;
 
  /* If this word is at the start of the line, then it is a command
     to complete.  Otherwise it is the name of a file in the current
     directory. */
  if (start == 0)
    matches = completion_matches (text, command_generator);
 
  return (matches);
}
 
/* Generator function for command completion.  STATE lets us know whether
   to start from scratch; without any state (i.e. STATE == 0), then we
   start at the top of the list. */
char *
command_generator (text, state)
     char *text;
     int state;
{
  static int list_index, len;
  char *name;
 
  /* If this is a new word to complete, initialize now.  This includes
     saving the length of TEXT for efficiency, and initializing the index
     variable to 0. */
  if (!state)
    {
      list_index = 0;
      len = strlen (text);
    }
 
  /* Return the next name which partially matches from the command list. */
  while (name = sim_commands[list_index])
    {
      list_index++;
 
      if (strncmp (name, text, len) == 0)
        return (dupstr(name));
    }
 
  /* If no names matched, then return NULL. */
  return ((char *)NULL);
}
 
/* Repeats the last command.  */
char *
repeat_last_command ()
{
  int offset = where_history ();
  HIST_ENTRY *hist;
 
  if (hist = history_get (offset))
    return dupstr (hist->line);
  return 0;
}
 
#endif
 
extern char *disassembled;
void debugmem( unsigned long from, unsigned long to )
{
  int i;
  PRINTF("starting to dump mem...\n");
  for(i=from; i<to; ) {
    struct label_entry *entry;
    unsigned int _insn;
    PRINTF("i=%x :: ", i);
 
    if (verify_memoryarea(i) && (entry = get_label(i)))
      PRINTF("label: %s |", entry->name);
 
    iqueue[0].insn = _insn = evalsim_mem32(i);
    iqueue[0].insn_index = insn_decode(_insn);      
    disassemble_insn (_insn);
    PRINTF("%08x %s\n", _insn, disassembled);
    i += insn_len( iqueue[0].insn_index );
  }
}