OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [orp/] [orp_soc/] [sw.old/] [int_test/] [int_test.cfg] - Rev 1782

Compare with Previous | Blame | View Log

section memory
  pattern = 0x00
  type = unknown /* Fastest */

  nmemories = 2
  device 0
    name = "RAM"
    ce = 0
    baseaddr = 0x40000000
    size = 0x00200000
    delayr = 1
    delayw = 2
  enddevice

  device 1
    name = "FLASH"
    ce = 1
    baseaddr = 0x00000000
    size = 0x00200000
    delayr = 10
    delayw = -1
  enddevice
end

section sim
  /* verbose = 1 */
  debug = 0
  profile = 0
  prof_fn = "sim.profile"

  history = 1
  exe_log = 0
  exe_log_fn = "executed.log"
  clkcycle = 4ns
end

section tick
  enabled = 1
  irq = 0
end

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.