URL
https://opencores.org/ocsvn/or1k_old/or1k_old/trunk
Subversion Repositories or1k_old
[/] [or1k_old/] [trunk/] [uclinux/] [uClinux-2.0.x/] [drivers/] [isdn/] [pcbit/] [pcbit.h] - Rev 1782
Compare with Previous | Blame | View Log
/* * Copyright (C) 1996 Universidade de Lisboa * * Written by Pedro Roque Marques (roque@di.fc.ul.pt) * * This software may be used and distributed according to the terms of * the GNU Public License, incorporated herein by reference. */ /* * PCBIT-D device driver definitions */ #ifndef PCBIT_H #define PCBIT_H #define MAX_PCBIT_CARDS 4 #define BLOCK_TIMER #ifdef __KERNEL__ struct pcbit_chan { unsigned short id; unsigned short callref; /* Call Reference */ unsigned char proto; /* layer2protocol */ unsigned char queued; /* unacked data messages */ unsigned char layer2link; /* used in TData */ unsigned char snum; /* used in TData */ unsigned short s_refnum; unsigned short r_refnum; unsigned short fsm_state; struct timer_list fsm_timer; #ifdef BLOCK_TIMER struct timer_list block_timer; #endif }; struct msn_entry { char *msn; struct msn_entry * next; }; struct pcbit_dev { /* board */ volatile unsigned char* sh_mem; /* RDP address */ unsigned int irq; unsigned int id; unsigned int interrupt; /* set during interrupt processing */ /* isdn4linux */ struct msn_entry * msn_list; /* ISDN address list */ isdn_if * dev_if; ushort ll_hdrlen; ushort hl_hdrlen; /* link layer */ unsigned char l2_state; struct frame_buf *read_queue; struct frame_buf *read_frame; struct frame_buf *write_queue; /* Protocol start */ struct wait_queue *set_running_wq; struct timer_list set_running_timer; struct timer_list error_recover_timer; struct tq_struct qdelivery; u_char w_busy; u_char r_busy; volatile unsigned char *readptr; volatile unsigned char *writeptr; ushort loadptr; unsigned short fsize[8]; /* sent layer2 frames size */ unsigned char send_seq; unsigned char rcv_seq; unsigned char unack_seq; unsigned short free; /* channels */ struct pcbit_chan *b1; struct pcbit_chan *b2; }; #define STATS_TIMER (10*HZ) #define ERRTIME (HZ/10) /* MRU */ #define MAXBUFSIZE 1534 #define MRU MAXBUFSIZE #define STATBUF_LEN 2048 /* * */ #endif /* __KERNEL__ */ /* isdn_ctrl only allows a long sized argument */ struct pcbit_ioctl { union { struct byte_op { ushort addr; ushort value; } rdp_byte; unsigned long l2_status; } info; }; #define PCBIT_IOCTL_GETSTAT 0x01 /* layer2 status */ #define PCBIT_IOCTL_LWMODE 0x02 /* linear write mode */ #define PCBIT_IOCTL_STRLOAD 0x03 /* start load mode */ #define PCBIT_IOCTL_ENDLOAD 0x04 /* end load mode */ #define PCBIT_IOCTL_SETBYTE 0x05 /* set byte */ #define PCBIT_IOCTL_GETBYTE 0x06 /* get byte */ #define PCBIT_IOCTL_RUNNING 0x07 /* set protocol running */ #define PCBIT_IOCTL_WATCH188 0x08 /* set watch 188 */ #define PCBIT_IOCTL_PING188 0x09 /* ping 188 */ #define PCBIT_IOCTL_FWMODE 0x0A /* firmware write mode */ #define PCBIT_IOCTL_STOP 0x0B /* stop protocol */ #define PCBIT_IOCTL_APION 0x0C /* issue API_ON */ #ifndef __KERNEL__ #define PCBIT_GETSTAT (PCBIT_IOCTL_GETSTAT + IIOCDRVCTL) #define PCBIT_LWMODE (PCBIT_IOCTL_LWMODE + IIOCDRVCTL) #define PCBIT_STRLOAD (PCBIT_IOCTL_STRLOAD + IIOCDRVCTL) #define PCBIT_ENDLOAD (PCBIT_IOCTL_ENDLOAD + IIOCDRVCTL) #define PCBIT_SETBYTE (PCBIT_IOCTL_SETBYTE + IIOCDRVCTL) #define PCBIT_GETBYTE (PCBIT_IOCTL_GETBYTE + IIOCDRVCTL) #define PCBIT_RUNNING (PCBIT_IOCTL_RUNNING + IIOCDRVCTL) #define PCBIT_WATCH188 (PCBIT_IOCTL_WATCH188 + IIOCDRVCTL) #define PCBIT_PING188 (PCBIT_IOCTL_PING188 + IIOCDRVCTL) #define PCBIT_FWMODE (PCBIT_IOCTL_FWMODE + IIOCDRVCTL) #define PCBIT_STOP (PCBIT_IOCTL_STOP + IIOCDRVCTL) #define PCBIT_APION (PCBIT_IOCTL_APION + IIOCDRVCTL) #define MAXSUPERLINE 3000 #endif #define L2_DOWN 0 #define L2_LOADING 1 #define L2_LWMODE 2 #define L2_FWMODE 3 #define L2_STARTING 4 #define L2_RUNNING 5 #define L2_ERROR 6 #endif