OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [uclinux/] [uClinux-2.0.x/] [include/] [asm-or32/] [board.h] - Rev 988

Go to most recent revision | Compare with Previous | Blame | View Log

 
#ifndef _ASM_OR32_BOARH_H
#define _ASM_OR32_BOARH_H 
 
/* System clock frequecy */
#define SYS_CLK		25000000
 
/* Memory organization */
#define SRAM_BASE_ADD   0x00000000
#define FLASH_BASE_ADD  0xf0000000
 
/* Devices base address */
#define UART_BASE_ADD   0x90000000
#define MC_BASE_ADD     0x93000000
#define CRT_BASE_ADD    0x97000000
#define FBMEM_BASE_ADD  0xa8000000
#define ETH_BASE_ADD    0x92000000
#define KBD_BASE_ADD	  0x94000000
 
/* Define this if you want to use I and/or D cache */
#define ICACHE          0
#define DCACHE          0
 
#define IC_SIZE         4096
#define IC_LINE         16
#define DC_SIZE         4096
#define DC_LINE         16
 
/* Define this if you want to use I and/or D MMU */
#define IMMU                        0
#define DMMU                        0
 
#define DMMU_SET_NB                 64
#define DMMU_PAGE_ADD_BITS          13      /* 13 for 8k, 12 for 4k page size */
#define DMMU_PAGE_ADD_MASK          0x3fff  /* 0x3fff for 8k, 0x1fff for 4k page size */
#define DMMU_SET_ADD_MASK           0x3f    /* 0x3f for, 64 0x7f for 128 nuber of sets */
#define IMMU_SET_NB                 64
#define IMMU_PAGE_ADD_BITS          13      /* 13 for 8k, 12 for 4k page size */
#define IMMU_PAGE_ADD_MASK          0x3fff  /* 0x3fff for 8k, 0x1fff for 4k page size */
#define IMMU_SET_ADD_MASK           0x3f    /* 0x3f for, 64 0x7f for 128 nuber of sets */
 
 
/* Define this if you are using MC */
#define MC_INIT         1
 
/* Memory controller initialize values */
#define MC_CSR_VAL      0x0B000300
#define MC_MASK_VAL     0x000003f0
#define FLASH_TMS_VAL   0x00000103
#define SDRAM_BASE_ADD  0x00000000
#define SDRAM_TMS_VAL   0x19220057
 
/* Define ethernet MAC address */
#define MACADDR0	0x00
#define MACADDR1	0x01
#define MACADDR2	0x02
#define MACADDR3	0x03
#define MACADDR4	0x04
#define MACADDR5	0x05
 
#endif
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.