OpenCores

URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [Documentation/] [w1/] [00-INDEX] - Rev 3

Compare with Previous | Blame | View Log

00-INDEX
        - This file
masters/
        - Individual chips providing 1-wire busses.
w1.generic
        - The 1-wire (w1) bus
w1.netlink
        - Userspace communication protocol over connector [1].

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.