OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [arm/] [Kconfig-nommu] - Rev 3

Compare with Previous | Blame | View Log

#
# Kconfig for uClinux(non-paged MM) depend configurations
# Hyok S. Choi <hyok.choi@samsung.com>
# 

config SET_MEM_PARAM
        bool "Set flash/sdram size and base addr"
        help
         Say Y to manually set the base addresses and sizes.
         otherwise, the default values are assigned.

config DRAM_BASE
        hex '(S)DRAM Base Address' if SET_MEM_PARAM
        default 0x00800000

config DRAM_SIZE
        hex '(S)DRAM SIZE' if SET_MEM_PARAM
        default 0x00800000

config FLASH_MEM_BASE
        hex 'FLASH Base Address' if SET_MEM_PARAM
        default 0x00400000

config FLASH_SIZE
        hex 'FLASH Size' if SET_MEM_PARAM
        default 0x00400000

config PROCESSOR_ID
        hex 'Hard wire the processor ID'
        default 0x00007700
        depends on !CPU_CP15
        help
          If processor has no CP15 register, this processor ID is
          used instead of the auto-probing which utilizes the register.

config REMAP_VECTORS_TO_RAM
        bool 'Install vectors to the begining of RAM' if DRAM_BASE
        depends on DRAM_BASE
        help
          The kernel needs to change the hardware exception vectors.
          In nommu mode, the hardware exception vectors are normally
          placed at address 0x00000000. However, this region may be
          occupied by read-only memory depending on H/W design.

          If the region contains read-write memory, say 'n' here.

          If your CPU provides a remap facility which allows the exception
          vectors to be mapped to writable memory, say 'n' here.

          Otherwise, say 'y' here.  In this case, the kernel will require
          external support to redirect the hardware exception vectors to
          the writable versions located at DRAM_BASE.

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.