OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [include/] [asm-v850/] [sim.h] - Rev 9

Go to most recent revision | Compare with Previous | Blame | View Log

/*
 * include/asm-v850/sim.h -- Machine-dependent defs for GDB v850e simulator
 *
 *  Copyright (C) 2001,02,03  NEC Electronics Corporation
 *  Copyright (C) 2001,02,03  Miles Bader <miles@gnu.org>
 *
 * This file is subject to the terms and conditions of the GNU General
 * Public License.  See the file COPYING in the main directory of this
 * archive for more details.
 *
 * Written by Miles Bader <miles@gnu.org>
 */
 
#ifndef __V850_SIM_H__
#define __V850_SIM_H__
 
 
#define CPU_ARCH		"v850e"
#define CPU_MODEL		"v850e"
#define CPU_MODEL_LONG		"NEC V850E"
#define PLATFORM		"gdb/v850e"
#define PLATFORM_LONG		"GDB V850E simulator"
 
 
/* We use a weird value for RAM, not just 0, for testing purposes.
   These must match the values used in the linker script.  */
#define RAM_ADDR		0x8F000000
#define RAM_SIZE		0x03000000
 
 
/* For <asm/page.h> */
#define PAGE_OFFSET 		RAM_ADDR
 
 
/* For <asm/entry.h> */
/* `R0 RAM', used for a few miscellaneous variables that must be
   accessible using a load instruction relative to R0.  On real
   processors, this usually is on-chip RAM, but here we just
   choose an arbitrary address that meets the above constraint.  */
#define R0_RAM_ADDR		0xFFFFF000
 
 
/* For <asm/param.h> */
#ifndef HZ
#define HZ			24	/* Minimum supported frequency.  */
#endif
 
/* For <asm/irq.h> */
#define NUM_CPU_IRQS		6
 
 
#endif /* __V850_SIM_H__ */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.