URL
https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk
Subversion Repositories or1k_soc_on_altera_embedded_dev_kit
[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [bench/] [bench_defines.v] - Rev 12
Compare with Previous | Blame | View Log
`define FLASH_GENERIC //`define FLASH_GENERIC_REGISTERED `define SRAM_GENERIC `define UART_DEBUG // Set this to connect sram to slave0 intead of SDRAM for simulation `define CONFIG_USE_SRAM