URL
https://opencores.org/ocsvn/pci/pci/trunk
Subversion Repositories pci
[/] [pci/] [tags/] [working_demo/] [old_stuff/] [wb_slave/] [delayed_write_reg.v] - Rev 8
Go to most recent revision | Compare with Previous | Blame | View Log
////////////////////////////////////////////////////////////////////// //// //// //// File name "delayed_write_reg.v" //// //// //// //// This file is part of the "PCI bridge" project //// //// http://www.opencores.org/cores/pci/ //// //// //// //// Author(s): //// //// - mihad@opencores.org //// //// - Miha Dolenc //// //// //// //// All additional information is avaliable in the README.pdf //// //// file. //// //// //// //// //// ////////////////////////////////////////////////////////////////////// //// //// //// Copyright (C) 2001 Miha Dolenc, mihad@opencores.org //// //// //// //// This source file may be used and distributed without //// //// restriction provided that this copyright statement is not //// //// removed from the file and that any derivative work contains //// //// the original copyright notice and the associated disclaimer. //// //// //// //// This source file is free software; you can redistribute it //// //// and/or modify it under the terms of the GNU Lesser General //// //// Public License as published by the Free Software Foundation; //// //// either version 2.1 of the License, or (at your option) any //// //// later version. //// //// //// //// This source is distributed in the hope that it will be //// //// useful, but WITHOUT ANY WARRANTY; without even the implied //// //// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// //// PURPOSE. See the GNU Lesser General Public License for more //// //// details. //// //// //// //// You should have received a copy of the GNU Lesser General //// //// Public License along with this source; if not, download it //// //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// // // CVS Revision History // // $Log: not supported by cvs2svn $ // Revision 1.1 2001/07/19 09:44:20 mihad // Only delayed write storage is provided after merging delayed requests. // All delayed reads now pass through FIFO. // // `include "constants.v" module DELAYED_WRITE_REG ( reset_in, req_clk_in, comp_wdata_out, req_we_in, req_wdata_in ); // system inputs input reset_in, req_clk_in ; // request clock input output [31:0] comp_wdata_out ; // data output input req_we_in ; // write enable input input [31:0] req_wdata_in ; // data input - latched with posedge of req_clk_in when req_we_in is high reg [31:0] comp_wdata_out ; // write request operation always@(posedge req_clk_in or posedge reset_in) begin if (reset_in) comp_wdata_out <= #`FF_DELAY 32'h0000_0000 ; else if (req_we_in) comp_wdata_out <= #`FF_DELAY req_wdata_in ; end endmodule // IACK_STORAGE
Go to most recent revision | Compare with Previous | Blame | View Log