URL
https://opencores.org/ocsvn/pci_mini/pci_mini/trunk
Subversion Repositories pci_mini
[/] [pci_mini/] [trunk/] [pci_mini-34_timing_constraints.sdc] - Rev 10
Go to most recent revision | Compare with Previous | Blame | View Log
# Synopsys, Inc. constraint file
# Written on Wed Apr 13 17:34:51 2011
# by Synplify Pro, D-2009.12A Scope Editor
#
# Collections
#
#
# Clocks
#
define_clock {pciclk} -name {pciclk} -freq 33 -clockgroup default_clkgroup_2
#
# Clock to Clock
#
#
# Inputs/Outputs
#
define_input_delay {serr} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {perr} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {idsel} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {stop} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {devsel} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {trdy} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {irdy} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {frame} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {par} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {cbe[3:0]} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_input_delay {AD[31:0]} 7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_output_delay {serr} 22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_output_delay {perr} 22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_output_delay {stop} 22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_output_delay {devsel} 22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_output_delay {trdy} 22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_output_delay {par} 22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
define_output_delay {AD[31:0]} 22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
#
# Registers
#
#
# Delay Paths
#
#
# Attributes
#
#
# I/O Standards
#
#
# Compile Points
#
#
# Other
#
Go to most recent revision | Compare with Previous | Blame | View Log