OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [core/] [wishbone/] [testbecnh/] [dev_test_check/] [sim/] [zz_do/] [setup_sim.do] - Rev 2

Compare with Previous | Blame | View Log

#
#
quit -sim
#
#
echo Cre WORK lib
if {[file exists "work"]} { vdel -all}
vlib work

#
#
echo Compile SRC:
vcom     -quiet ../../../../../src/pcie_src/components/rtl/host_pkg.vhd
vcom     -quiet ../../../../../src/pcie_src/components/rtl/ctrl_ram16_v1.vhd
vcom     -quiet ../../../../../src/wishbone/block_test_check/block_check_wb_config_slave.vhd

vlog     -quiet ../../../../../src/wishbone/block_test_check/block_check_wb_burst_slave.v

vcom     -quiet ../../../../../src/wishbone/block_test_check/cl_test_check.vhd

vcom     -quiet ../../../../../src/wishbone/block_test_check/block_check_wb_pkg.vhd
vcom     -quiet ../../../../../src/wishbone/block_test_check/block_test_check_wb.vhd

#
#
vlog -sv -quiet tb.v

#
#
vsim -t ps -novopt work.tb

#
#
log -r /*

#
#
do wave.do

#
#
run -all

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.