OpenCores
URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE13.3/] [MySysGen/] [PCIe_UserLogic_00_sysgen_error.log] - Rev 13

Compare with Previous | Blame | View Log

--------------------------------- Version Log ----------------------------------
Version                                 Path
System Generator 12.3                   C:/Programmi/Xilinx/12.3/ISE_DS/ISE/sysgen
Matlab 7.10.0.499 (R2010a)              C:/Programmi/MATLAB/R2010a
ISE                                     C:/Programmi/Xilinx/12.3/ISE_DS/ISE
--------------------------------------------------------------------------------
Summary of Errors:
Error 0001: Undriven input port
     Block: 'PCIe_UserLogic_00/USER_LOGIC/Inverter5'
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'PCIe_UserLogic_00/USER_LOGIC/Inverter5'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.