OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] [makefile] - Rev 413

Go to most recent revision | Compare with Previous | Blame | View Log

#Makefile for Plasma

#for ModelSim
#WORK_DIR = work
#DEP_FILE = _primary.dat
#COMPILE = vcom -check_synthesis

#for FREE VHDL simulator http://www.symphonyeda.com 
#WARNING: vhdle now deletes the output.txt if terminated by a ^C
WORK_DIR = work.sym
DEP_FILE = prim.dep
COMPILE = vhdlp -s

all: $(WORK_DIR)/tbench/$(DEP_FILE) 

run: all
        -@del output.txt
        vhdle -t 30us tbench
        type output.txt|more

run2: all
        -@del output.txt
        vhdle -t 50us tbench
        type output.txt|more

run3: all
        -@del output.txt
        vhdle -t 100us tbench
        type output.txt|more

opcodes: all
        make -C ..\tools opcodes
        vhdle -t 200us tbench
        @type output.txt|more

simulate: all
        vhdle -s -t 10us tbench -do simili.cmd -list trace.txt
        -@..\tools\tracehex.exe
        -@start ed trace2.txt

simulate2: all
        vhdle -s -t 4us tbench -do simili.cmd -list trace.txt
        -@..\tools\tracehex.exe
        -@ed trace2.txt

$(WORK_DIR)/lpm_pack/$(DEP_FILE): lpm_pack.vhd
        $(COMPILE) lpm_pack.vhd

$(WORK_DIR)/lpm_model/$(DEP_FILE): lpm_model.vhd
        $(COMPILE) -87 lpm_model.vhd

$(WORK_DIR)/mlite_pack/$(DEP_FILE): mlite_pack.vhd
        $(COMPILE) mlite_pack.vhd

$(WORK_DIR)/alu/$(DEP_FILE): mlite_pack.vhd alu.vhd
        $(COMPILE) alu.vhd

$(WORK_DIR)/bus_mux/$(DEP_FILE): mlite_pack.vhd bus_mux.vhd
        $(COMPILE) bus_mux.vhd

$(WORK_DIR)/control/$(DEP_FILE): mlite_pack.vhd control.vhd
        $(COMPILE) control.vhd

$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mlite_pack.vhd mem_ctrl.vhd
        $(COMPILE) mem_ctrl.vhd

$(WORK_DIR)/mult/$(DEP_FILE): mlite_pack.vhd mult.vhd
        $(COMPILE) mult.vhd

$(WORK_DIR)/pc_next/$(DEP_FILE): mlite_pack.vhd pc_next.vhd
        $(COMPILE) pc_next.vhd

$(WORK_DIR)/reg_bank/$(DEP_FILE): mlite_pack.vhd reg_bank.vhd 
        $(COMPILE) reg_bank.vhd

$(WORK_DIR)/shifter/$(DEP_FILE): mlite_pack.vhd shifter.vhd
        $(COMPILE) shifter.vhd

$(WORK_DIR)/pipeline/$(DEP_FILE): mlite_pack.vhd pipeline.vhd
        $(COMPILE) pipeline.vhd

$(WORK_DIR)/mlite_cpu/$(DEP_FILE): mlite_cpu.vhd \
        $(WORK_DIR)/mlite_pack/$(DEP_FILE) \
        $(WORK_DIR)/alu/$(DEP_FILE) \
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
        $(WORK_DIR)/control/$(DEP_FILE) \
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
        $(WORK_DIR)/mult/$(DEP_FILE) \
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
        $(WORK_DIR)/shifter/$(DEP_FILE) \
        $(WORK_DIR)/pipeline/$(DEP_FILE)
        $(COMPILE) mlite_cpu.vhd

$(WORK_DIR)/ram/$(DEP_FILE): mlite_pack.vhd ram.vhd
        $(COMPILE) -87 ram.vhd

$(WORK_DIR)/uart/$(DEP_FILE): mlite_pack.vhd uart.vhd
        $(COMPILE) -87 uart.vhd

$(WORK_DIR)/plasma/$(DEP_FILE): mlite_pack.vhd plasma.vhd \
        $(WORK_DIR)/mlite_cpu/$(DEP_FILE) \
        $(WORK_DIR)/ram/$(DEP_FILE) \
        $(WORK_DIR)/uart/$(DEP_FILE) 
        $(COMPILE) plasma.vhd

$(WORK_DIR)/plasma_if/$(DEP_FILE): mlite_pack.vhd plasma_if.vhd \
        $(WORK_DIR)/plasma/$(DEP_FILE) 
        $(COMPILE) plasma_if.vhd

$(WORK_DIR)/tbench/$(DEP_FILE): mlite_pack.vhd tbench.vhd \
        $(WORK_DIR)/plasma/$(DEP_FILE) \
        $(WORK_DIR)/plasma_if/$(DEP_FILE) 
        $(COMPILE) tbench.vhd

altera: $(WORK_DIR)/lpm_pack/$(DEP_FILE) \
        $(WORK_DIR)/lpm_model/$(DEP_FILE) 
        echo UNUSED > UNUSED

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.