OpenCores
URL https://opencores.org/ocsvn/present/present/trunk

Subversion Repositories present

[/] [present/] [trunk/] [PureTesting/] [sim/] [rtl_sim/] [bin/] [ShiftRegTB_stx_beh.prj] - Rev 8

Compare with Previous | Blame | View Log

vhdl isim_temp "../../../rtl/vhdl/ShiftReg.vhd"
vhdl isim_temp "../../../bench/vhdl/ShiftRegTB.vhd"

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.