Subversion Repositories qaz_libs

//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
 
 
module
  synchronizer
  #(
    parameter SIZE = 32
  ) 
  (
    input       [SIZE-1:0]  in,
    output reg  [SIZE-1:0]  out,
 
    input                   in_clock,
    input                   out_clock
  );
 
 
  // --------------------------------------------------------------------
  //  in sync flop
  reg [SIZE-1:0] in_r;
 
  always @(posedge in_clock)
    in_r <= in;
 
 
  // --------------------------------------------------------------------
  //  out sync flops
  reg [SIZE-1:0] out_r;
 
  always @(posedge out_clock)
  begin
    out_r   <= in_r;
    out     <= out_r;
  end
 
 
endmodule