Subversion Repositories qaz_libs

//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////


interface
  camera_link_parallel_if(input clk);
  
    wire [6:0]  x [3:0];
    wire        x_clk;
    wire [6:0]  y [3:0];
    wire        y_clk;
    wire [6:0]  z [3:0];
    wire        z_clk;
    
  
// --------------------------------------------------------------------
// synthesis translate_off
  default clocking cb @(posedge clk);
    inout x;
    inout x_clk;
    inout y;
    inout y_clk;
    inout z;
    inout z_clk;
  endclocking
// synthesis translate_on
// --------------------------------------------------------------------


// --------------------------------------------------------------------
//
endinterface