OpenCores
URL https://opencores.org/ocsvn/radiohdl/radiohdl/trunk

Subversion Repositories radiohdl

[/] [radiohdl/] [trunk/] [config/] [hdl_buildset_unb2.cfg] - Rev 4

Compare with Previous | Blame | View Log

# Uniboard 2 configuration
buildset_name             = unb2
technology_names          = ip_arria10
family_names              = arria10 stratixiv
block_design_names        = sopc

synth_tool_name           = quartus
synth_tool_version        = 15.0
sim_tool_name             = modelsim
sim_tool_version          = 10.4

lib_root_dirs             = ${RADIOHDL_WORK}/libraries ${RADIOHDL_WORK}/applications ${RADIOHDL_WORK}/boards

[quartus]
quartus_dir               = ${ALTERA_DIR}/<synth_tool_version>

[modelsim]
modelsim_dir              = ${MENTOR_DIR}/<sim_tool_version>/questasim
modelsim_platform         = linux_x86_64
model_tech_altera_lib     = ${MODELSIM_ALTERA_LIBS_DIR}/<synth_tool_version>
modelsim_search_libraries =
    # arria10 only
    altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver twentynm_ver twentynm_hssi_ver twentynm_hip_ver
    altera     lpm     sgate     altera_mf     altera_lnsim     twentynm     twentynm_hssi     twentynm_hip
    # both stratixiv and arria10
    #altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver stratixiv_ver stratixiv_hssi_ver stratixiv_pcie_hip_ver twentynm_ver twentynm_hssi_ver twentynm_hip_ver
    #altera     lpm     sgate     altera_mf     altera_lnsim     stratixiv     stratixiv_hssi     stratixiv_pcie_hip     twentynm     twentynm_hssi     twentynm_hip

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.