URL
https://opencores.org/ocsvn/raytrac/raytrac/trunk
Subversion Repositories raytrac
[/] [raytrac/] [branches/] [fp/] [doc/] [cycloneIII_3c25_niosII_video-Fmax Summary.rpt] - Rev 223
Compare with Previous | Blame | View Log
Fmax Summary report for cycloneIII_3c25_niosII_videoWed Aug 15 10:41:42 2012Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition---------------------; Table of Contents ;---------------------1. Legal Notice2. Slow 1200mV 85C Model Fmax Summary----------------; Legal Notice ;----------------Copyright (C) 1991-2011 Altera CorporationYour use of Altera Corporation's design tools, logic functionsand other software and tools, and its AMPP partner logicfunctions, and any output files from any of the foregoing(including device programming or simulation files), and anyassociated documentation or information are expressly subjectto the terms and conditions of the Altera Program LicenseSubscription Agreement, Altera MegaCore Function LicenseAgreement, or other applicable license agreement, including,without limitation, that your use is for the sole purpose ofprogramming logic devices manufactured by Altera and sold byAltera or its authorized distributors. Please refer to theapplicable agreement for further details.+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+; Slow 1200mV 85C Model Fmax Summary ;+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+; Fmax ; Restricted Fmax ; Clock Name ; Note ;+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+; 62.89 MHz ; 40.0 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;; 74.37 MHz ; 24.56 MHz ; altera_reserved_tck ; limit due to high minimum pulse width violation (tch) ;; 83.94 MHz ; 83.94 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0] ; ;; 95.21 MHz ; 95.21 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; ;; 117.51 MHz ; 117.51 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock ; ;; 118.04 MHz ; 118.04 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; ;; 229.62 MHz ; 229.62 MHz ; top_clkin_50 ; ;; 238.83 MHz ; 238.83 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] ; ;; 328.08 MHz ; 315.06 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;; 391.54 MHz ; 391.54 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] ; ;; 483.09 MHz ; 250.0 MHz ; cycloneIII_3c25_niosII_video_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum port rate restriction (tmin) ;+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.